Merge pull request #2523 from tomverbeure/define_synthesis
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog