intel_alm: increase abc9 -W
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog