Reject wide ports in some passes that will never support them.
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog