intel/vec4: Try to emit a single load for multiple 3-src instruction operands
[mesa.git] / .gitignore
1 *.pyc
2 *.pyo
3 *.out
4 build