freedreno/ir3: set more barrier bits
[mesa.git] / .gitignore
1 *.pyc
2 *.pyo
3 *.out
4 build