1efc3824f726b4215d4dd3571cf06db13aa9866b
[litex.git] / README
1 _____ _ ____ _ _ _ _
2 | __|___ |_|___ _ _ | \|_|___|_| |_ ___| |
3 | __| | | | . | | | | | | | . | | _| .'| |
4 |_____|_|_|_| |___|_ | |____/|_|_ |_|_| |__,|_|
5 |___| |___| |___|
6
7 Copyright 2012 / Florent Kermarrec / florent@enjoy-digital.fr
8
9 Miscope
10 --------------------------------------------------------------------------------
11
12 [> Miscope
13 ------------
14
15 Miscope is a small logic analyzer to embed in an FPGA.
16
17 While free vendor toolchains are generally used by beginners or for prototyping
18 (situations where having a logic analyser in the design is generally helpful)
19 free toolchains are always provided without the proprietary logic analyzer
20 solution... :(
21
22 Based on Migen, Miscope aims to provide a free, portable and flexible
23 alternative to vendor's solutions!
24
25 [> Specification:
26
27 Miscope provides Migen cores to embed in the design and Python drivers to control
28 the logic analyzer from the Host. Miscope automatically interconnects all cores
29 to a CSR bus. When using Python on the Host, no needs to worry aboutcores register
30 mapping, importing miscope project gives you direct access to all the cores!
31
32 Miscope produces .vcd output files to be analyzed in your favorite waveform viewer.
33
34 Since Miscope also provides an Uart2Csr bridge, you only need 2 external Rx/Tx pins
35 to be ready to debug!
36
37 You should use the current Migen fork:
38 (http://github.com/Florent-Kermarrec/migen)
39
40 [> Status:
41 Miio & Mila working on board with standard term.
42 RLE working on board.
43 RangeDetector and EdgeDector terms not tested.
44
45 [> Examples:
46 test_Miio : Led & Switch Test controlled by Python Host.
47 test_Miia : Logic Analyzer controlled by Python Host.
48
49 [> Contact
50 E-mail: florent@enjoy-digital.fr