i965/vec4: Don't coalesce regs in Gen6 MATH ops if reswizzle/writemask needed
[mesa.git] / VERSION
1 11.1.0-devel