2 * Copyright (c) 2003-2004 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29 #ifndef __ISA_TRAITS_HH__
30 #define __ISA_TRAITS_HH__
32 #include "sim/host.hh"
33 #include "targetarch/faults.hh"
34 #include "base/misc.hh"
42 template <class ISA> class StaticInst;
43 template <class ISA> class StaticInstPtr;
49 typedef uint32_t MachInst;
50 typedef uint64_t Addr;
51 typedef uint8_t RegIndex;
54 MemoryEnd = 0xffffffffffffffffULL,
60 MaxRegsOfAnyType = 32,
61 // Static instruction parameters
65 // semantically meaningful register indices
66 ZeroReg = 31, // architecturally meaningful
67 // the rest of these depend on the ABI
69 GlobalPointerReg = 29,
70 ReturnAddressReg = 26,
79 LogVMPageSize = 13, // 8K bytes
80 VMPageSize = (1 << LogVMPageSize),
82 BranchPredAddrShiftAmt = 2, // instructions are 4-byte aligned
90 // These enumerate all the registers for dependence tracking.
92 // 0..31 are the integer regs 0..31
93 // 32..63 are the FP regs 0..31, i.e. use (reg + FP_Base_DepTag)
95 Ctrl_Base_DepTag = 64,
96 Fpcr_DepTag = 64, // floating point control register
101 typedef uint64_t IntReg;
102 typedef IntReg IntRegFile[NumIntRegs];
104 // floating point register file entry type
111 uint64_t q[NumFloatRegs]; // integer qword view
112 double d[NumFloatRegs]; // double-precision floating point view
115 // control register file contents
116 typedef uint64_t MiscReg;
118 uint64_t fpcr; // floating point condition codes
119 uint64_t uniq; // process-unique register
120 bool lock_flag; // lock flag for LL/SC
121 Addr lock_addr; // lock address for LL/SC
126 typedef uint64_t InternalProcReg;
128 #include "targetarch/isa_fullsys_traits.hh"
132 NumInternalProcRegs = 0
138 NumIntRegs + NumFloatRegs + NumMiscRegs + NumInternalProcRegs
148 IntRegFile intRegFile; // (signed) integer register file
149 FloatRegFile floatRegFile; // floating point register file
150 MiscRegFile miscRegs; // control register file
151 Addr pc; // program counter
152 Addr npc; // next-cycle program counter
154 IntReg palregs[NumIntRegs]; // PAL shadow registers
155 InternalProcReg ipr[NumInternalProcRegs]; // internal processor regs
156 int intrflag; // interrupt flag
157 bool pal_shadow; // using pal_shadow registers
158 #endif // FULL_SYSTEM
160 void serialize(std::ostream &os);
161 void unserialize(Checkpoint *cp, const std::string §ion);
164 static StaticInstPtr<AlphaISA> decodeInst(MachInst);
168 // An impossible number for instruction annotations
169 ITOUCH_ANNOTE = 0xffffffff,
172 static inline bool isCallerSaveIntegerRegister(unsigned int reg) {
173 panic("register classification not implemented");
174 return (reg >= 1 && reg <= 8 || reg >= 22 && reg <= 25 || reg == 27);
177 static inline bool isCalleeSaveIntegerRegister(unsigned int reg) {
178 panic("register classification not implemented");
179 return (reg >= 9 && reg <= 15);
182 static inline bool isCallerSaveFloatRegister(unsigned int reg) {
183 panic("register classification not implemented");
187 static inline bool isCalleeSaveFloatRegister(unsigned int reg) {
188 panic("register classification not implemented");
192 static inline Addr alignAddress(const Addr &addr,
193 unsigned int nbytes) {
194 return (addr & ~(nbytes - 1));
197 // Instruction address compression hooks
198 static inline Addr realPCToFetchPC(const Addr &addr) {
202 static inline Addr fetchPCToRealPC(const Addr &addr) {
206 // the size of "fetched" instructions (not necessarily the size
207 // of real instructions for PISA)
208 static inline size_t fetchInstSize() {
209 return sizeof(MachInst);
212 static inline MachInst makeRegisterCopy(int dest, int src) {
213 panic("makeRegisterCopy not implemented");
217 // Machine operations
219 static void saveMachineReg(AnyReg &savereg, const RegFile ®_file,
222 static void restoreMachineReg(RegFile ®s, const AnyReg ®,
226 static void serializeSpecialRegs(const Serializable::Proxy &proxy,
227 const RegFile ®s);
229 static void unserializeSpecialRegs(const IniFile *db,
230 const std::string &category,
236 * Function to insure ISA semantics about 0 registers.
237 * @param xc The execution context.
240 static void zeroRegisters(XC *xc);
244 typedef AlphaISA TheISA;
246 typedef TheISA::MachInst MachInst;
247 typedef TheISA::Addr Addr;
248 typedef TheISA::RegIndex RegIndex;
249 typedef TheISA::IntReg IntReg;
250 typedef TheISA::IntRegFile IntRegFile;
251 typedef TheISA::FloatReg FloatReg;
252 typedef TheISA::FloatRegFile FloatRegFile;
253 typedef TheISA::MiscReg MiscReg;
254 typedef TheISA::MiscRegFile MiscRegFile;
255 typedef TheISA::AnyReg AnyReg;
256 typedef TheISA::RegFile RegFile;
258 const int NumIntRegs = TheISA::NumIntRegs;
259 const int NumFloatRegs = TheISA::NumFloatRegs;
260 const int NumMiscRegs = TheISA::NumMiscRegs;
261 const int TotalNumRegs = TheISA::TotalNumRegs;
262 const int VMPageSize = TheISA::VMPageSize;
263 const int LogVMPageSize = TheISA::LogVMPageSize;
264 const int ZeroReg = TheISA::ZeroReg;
265 const int StackPointerReg = TheISA::StackPointerReg;
266 const int GlobalPointerReg = TheISA::GlobalPointerReg;
267 const int ReturnAddressReg = TheISA::ReturnAddressReg;
268 const int ReturnValueReg = TheISA::ReturnValueReg;
269 const int ArgumentReg0 = TheISA::ArgumentReg0;
270 const int ArgumentReg1 = TheISA::ArgumentReg1;
271 const int BranchPredAddrShiftAmt = TheISA::BranchPredAddrShiftAmt;
272 const int MaxAddr = (Addr)-1;
275 typedef TheISA::InternalProcReg InternalProcReg;
276 const int NumInternalProcRegs = TheISA::NumInternalProcRegs;
277 const int NumInterruptLevels = TheISA::NumInterruptLevels;
279 // more stuff that should be imported here, but I'm too tired to do it
281 #include "targetarch/ev5.hh"
284 #endif // __ALPHA_ISA_H__