projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Merge remote-tracking branch 'origin/xaig' into xc7mux
[yosys.git] / backends / btor / btor.cc
1 /*
2 * yosys -- Yosys Open SYnthesis Suite
3 *
4 * Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
5 *
6 * Permission to use, copy, modify, and/or distribute this software for any
7 * purpose with or without fee is hereby granted, provided that the above
8 * copyright notice and this permission notice appear in all copies.
9 *
10 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
11 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
12 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
13 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
14 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
15 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
16 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
17 *
18 */
19
20 // [[CITE]] Btor2 , BtorMC and Boolector 3.0
21 // Aina Niemetz, Mathias Preiner, Clifford Wolf, Armin Biere
22 // Computer Aided Verification - 30th International Conference, CAV 2018
23 // https://cs.stanford.edu/people/niemetz/publication/2018/niemetzpreinerwolfbiere-cav18/
24
25 #include "kernel/rtlil.h"
26 #include "kernel/register.h"
27 #include "kernel/sigtools.h"
28 #include "kernel/celltypes.h"
29 #include "kernel/log.h"
30 #include <string>
31
32 USING_YOSYS_NAMESPACE
33 PRIVATE_NAMESPACE_BEGIN
34
35 struct BtorWorker
36 {
37 std::ostream &f;
38 SigMap sigmap;
39 RTLIL::Module *module;
40 bool verbose;
41 bool single_bad;
42
43 int next_nid = 1;
44 int initstate_nid = -1;
45
46 // <width> => <sid>
47 dict<int, int> sorts_bv;
48
49 // (<address-width>, <data-width>) => <sid>
50 dict<pair<int, int>, int> sorts_mem;
51
52 // SigBit => (<nid>, <bitidx>)
53 dict<SigBit, pair<int, int>> bit_nid;
54
55 // <nid> => <bvwidth>
56 dict<int, int> nid_width;
57
58 // SigSpec => <nid>
59 dict<SigSpec, int> sig_nid;
60
61 // bit to driving cell
62 dict<SigBit, Cell*> bit_cell;
63
64 // nids for constants
65 dict<Const, int> consts;
66
67 // ff inputs that need to be evaluated (<nid>, <ff_cell>)
68 vector<pair<int, Cell*>> ff_todo;
69
70 pool<Cell*> cell_recursion_guard;
71 vector<int> bad_properties;
72 dict<SigBit, bool> initbits;
73 pool<Wire*> statewires;
74 string indent;
75
76 void btorf(const char *fmt, ...)
77 {
78 va_list ap;
79 va_start(ap, fmt);
80 f << indent << vstringf(fmt, ap);
81 va_end(ap);
82 }
83
84 void btorf_push(const string &id)
85 {
86 if (verbose) {
87 f << indent << stringf(" ; begin %s\n", id.c_str());
88 indent += " ";
89 }
90 }
91
92 void btorf_pop(const string &id)
93 {
94 if (verbose) {
95 indent = indent.substr(4);
96 f << indent << stringf(" ; end %s\n", id.c_str());
97 }
98 }
99
100 int get_bv_sid(int width)
101 {
102 if (sorts_bv.count(width) == 0) {
103 int nid = next_nid++;
104 btorf("%d sort bitvec %d\n", nid, width);
105 sorts_bv[width] = nid;
106 }
107 return sorts_bv.at(width);
108 }
109
110 int get_mem_sid(int abits, int dbits)
111 {
112 pair<int, int> key(abits, dbits);
113 if (sorts_mem.count(key) == 0) {
114 int addr_sid = get_bv_sid(abits);
115 int data_sid = get_bv_sid(dbits);
116 int nid = next_nid++;
117 btorf("%d sort array %d %d\n", nid, addr_sid, data_sid);
118 sorts_mem[key] = nid;
119 }
120 return sorts_mem.at(key);
121 }
122
123 void add_nid_sig(int nid, const SigSpec &sig)
124 {
125 if (verbose)
126 f << indent << stringf("; %d %s\n", nid, log_signal(sig));
127
128 for (int i = 0; i < GetSize(sig); i++)
129 bit_nid[sig[i]] = make_pair(nid, i);
130
131 sig_nid[sig] = nid;
132 nid_width[nid] = GetSize(sig);
133 }
134
135 void export_cell(Cell *cell)
136 {
137 if (cell_recursion_guard.count(cell)) {
138 string cell_list;
139 for (auto c : cell_recursion_guard)
140 cell_list += stringf("\n %s", log_id(c));
141 log_error("Found topological loop while processing cell %s. Active cells:%s\n", log_id(cell), cell_list.c_str());
142 }
143
144 cell_recursion_guard.insert(cell);
145 btorf_push(log_id(cell));
146
147 if (cell->type.in("$add", "$sub", "$mul", "$and", "$or", "$xor", "$xnor", "$shl", "$sshl", "$shr", "$sshr", "$shift", "$shiftx",
148 "$concat", "$_AND_", "$_NAND_", "$_OR_", "$_NOR_", "$_XOR_", "$_XNOR_"))
149 {
150 string btor_op;
151 if (cell->type == "$add") btor_op = "add";
152 if (cell->type == "$sub") btor_op = "sub";
153 if (cell->type == "$mul") btor_op = "mul";
154 if (cell->type.in("$shl", "$sshl")) btor_op = "sll";
155 if (cell->type == "$shr") btor_op = "srl";
156 if (cell->type == "$sshr") btor_op = "sra";
157 if (cell->type.in("$shift", "$shiftx")) btor_op = "shift";
158 if (cell->type.in("$and", "$_AND_")) btor_op = "and";
159 if (cell->type.in("$or", "$_OR_")) btor_op = "or";
160 if (cell->type.in("$xor", "$_XOR_")) btor_op = "xor";
161 if (cell->type == "$concat") btor_op = "concat";
162 if (cell->type == "$_NAND_") btor_op = "nand";
163 if (cell->type == "$_NOR_") btor_op = "nor";
164 if (cell->type.in("$xnor", "$_XNOR_")) btor_op = "xnor";
165 log_assert(!btor_op.empty());
166
167 int width = GetSize(cell->getPort("\\Y"));
168 width = std::max(width, GetSize(cell->getPort("\\A")));
169 width = std::max(width, GetSize(cell->getPort("\\B")));
170
171 bool a_signed = cell->hasParam("\\A_SIGNED") ? cell->getParam("\\A_SIGNED").as_bool() : false;
172 bool b_signed = cell->hasParam("\\B_SIGNED") ? cell->getParam("\\B_SIGNED").as_bool() : false;
173
174 if (btor_op == "shift" && !b_signed)
175 btor_op = "srl";
176
177 if (cell->type.in("$shl", "$sshl", "$shr", "$sshr"))
178 b_signed = false;
179
180 if (cell->type == "$sshr" && !a_signed)
181 btor_op = "srl";
182
183 int sid = get_bv_sid(width);
184 int nid;
185
186 if (btor_op == "shift")
187 {
188 int nid_a = get_sig_nid(cell->getPort("\\A"), width, false);
189 int nid_b = get_sig_nid(cell->getPort("\\B"), width, b_signed);
190
191 int nid_r = next_nid++;
192 btorf("%d srl %d %d %d\n", nid_r, sid, nid_a, nid_b);
193
194 int nid_b_neg = next_nid++;
195 btorf("%d neg %d %d\n", nid_b_neg, sid, nid_b);
196
197 int nid_l = next_nid++;
198 btorf("%d sll %d %d %d\n", nid_l, sid, nid_a, nid_b_neg);
199
200 int sid_bit = get_bv_sid(1);
201 int nid_zero = get_sig_nid(Const(0, width));
202 int nid_b_ltz = next_nid++;
203 btorf("%d slt %d %d %d\n", nid_b_ltz, sid_bit, nid_b, nid_zero);
204
205 nid = next_nid++;
206 btorf("%d ite %d %d %d %d\n", nid, sid, nid_b_ltz, nid_l, nid_r);
207 }
208 else
209 {
210 int nid_a = get_sig_nid(cell->getPort("\\A"), width, a_signed);
211 int nid_b = get_sig_nid(cell->getPort("\\B"), width, b_signed);
212
213 nid = next_nid++;
214 btorf("%d %s %d %d %d\n", nid, btor_op.c_str(), sid, nid_a, nid_b);
215 }
216
217 SigSpec sig = sigmap(cell->getPort("\\Y"));
218
219 if (GetSize(sig) < width) {
220 int sid = get_bv_sid(GetSize(sig));
221 int nid2 = next_nid++;
222 btorf("%d slice %d %d %d 0\n", nid2, sid, nid, GetSize(sig)-1);
223 nid = nid2;
224 }
225
226 add_nid_sig(nid, sig);
227 goto okay;
228 }
229
230 if (cell->type.in("$div", "$mod"))
231 {
232 string btor_op;
233 if (cell->type == "$div") btor_op = "div";
234 if (cell->type == "$mod") btor_op = "rem";
235 log_assert(!btor_op.empty());
236
237 int width = GetSize(cell->getPort("\\Y"));
238 width = std::max(width, GetSize(cell->getPort("\\A")));
239 width = std::max(width, GetSize(cell->getPort("\\B")));
240
241 bool a_signed = cell->hasParam("\\A_SIGNED") ? cell->getParam("\\A_SIGNED").as_bool() : false;
242 bool b_signed = cell->hasParam("\\B_SIGNED") ? cell->getParam("\\B_SIGNED").as_bool() : false;
243
244 int nid_a = get_sig_nid(cell->getPort("\\A"), width, a_signed);
245 int nid_b = get_sig_nid(cell->getPort("\\B"), width, b_signed);
246
247 int sid = get_bv_sid(width);
248 int nid = next_nid++;
249 btorf("%d %c%s %d %d %d\n", nid, a_signed || b_signed ? 's' : 'u', btor_op.c_str(), sid, nid_a, nid_b);
250
251 SigSpec sig = sigmap(cell->getPort("\\Y"));
252
253 if (GetSize(sig) < width) {
254 int sid = get_bv_sid(GetSize(sig));
255 int nid2 = next_nid++;
256 btorf("%d slice %d %d %d 0\n", nid2, sid, nid, GetSize(sig)-1);
257 nid = nid2;
258 }
259
260 add_nid_sig(nid, sig);
261 goto okay;
262 }
263
264 if (cell->type.in("$_ANDNOT_", "$_ORNOT_"))
265 {
266 int sid = get_bv_sid(1);
267 int nid_a = get_sig_nid(cell->getPort("\\A"));
268 int nid_b = get_sig_nid(cell->getPort("\\B"));
269
270 int nid1 = next_nid++;
271 int nid2 = next_nid++;
272
273 if (cell->type == "$_ANDNOT_") {
274 btorf("%d not %d %d\n", nid1, sid, nid_b);
275 btorf("%d and %d %d %d\n", nid2, sid, nid_a, nid1);
276 }
277
278 if (cell->type == "$_ORNOT_") {
279 btorf("%d not %d %d\n", nid1, sid, nid_b);
280 btorf("%d or %d %d %d\n", nid2, sid, nid_a, nid1);
281 }
282
283 SigSpec sig = sigmap(cell->getPort("\\Y"));
284 add_nid_sig(nid2, sig);
285 goto okay;
286 }
287
288 if (cell->type.in("$_OAI3_", "$_AOI3_"))
289 {
290 int sid = get_bv_sid(1);
291 int nid_a = get_sig_nid(cell->getPort("\\A"));
292 int nid_b = get_sig_nid(cell->getPort("\\B"));
293 int nid_c = get_sig_nid(cell->getPort("\\C"));
294
295 int nid1 = next_nid++;
296 int nid2 = next_nid++;
297 int nid3 = next_nid++;
298
299 if (cell->type == "$_OAI3_") {
300 btorf("%d or %d %d %d\n", nid1, sid, nid_a, nid_b);
301 btorf("%d and %d %d %d\n", nid2, sid, nid1, nid_c);
302 btorf("%d not %d %d\n", nid3, sid, nid2);
303 }
304
305 if (cell->type == "$_AOI3_") {
306 btorf("%d and %d %d %d\n", nid1, sid, nid_a, nid_b);
307 btorf("%d or %d %d %d\n", nid2, sid, nid1, nid_c);
308 btorf("%d not %d %d\n", nid3, sid, nid2);
309 }
310
311 SigSpec sig = sigmap(cell->getPort("\\Y"));
312 add_nid_sig(nid3, sig);
313 goto okay;
314 }
315
316 if (cell->type.in("$_OAI4_", "$_AOI4_"))
317 {
318 int sid = get_bv_sid(1);
319 int nid_a = get_sig_nid(cell->getPort("\\A"));
320 int nid_b = get_sig_nid(cell->getPort("\\B"));
321 int nid_c = get_sig_nid(cell->getPort("\\C"));
322 int nid_d = get_sig_nid(cell->getPort("\\D"));
323
324 int nid1 = next_nid++;
325 int nid2 = next_nid++;
326 int nid3 = next_nid++;
327 int nid4 = next_nid++;
328
329 if (cell->type == "$_OAI4_") {
330 btorf("%d or %d %d %d\n", nid1, sid, nid_a, nid_b);
331 btorf("%d or %d %d %d\n", nid2, sid, nid_c, nid_d);
332 btorf("%d and %d %d %d\n", nid3, sid, nid1, nid2);
333 btorf("%d not %d %d\n", nid4, sid, nid3);
334 }
335
336 if (cell->type == "$_AOI4_") {
337 btorf("%d and %d %d %d\n", nid1, sid, nid_a, nid_b);
338 btorf("%d and %d %d %d\n", nid2, sid, nid_c, nid_d);
339 btorf("%d or %d %d %d\n", nid3, sid, nid1, nid2);
340 btorf("%d not %d %d\n", nid4, sid, nid3);
341 }
342
343 SigSpec sig = sigmap(cell->getPort("\\Y"));
344 add_nid_sig(nid4, sig);
345 goto okay;
346 }
347
348 if (cell->type.in("$lt", "$le", "$eq", "$eqx", "$ne", "$nex", "$ge", "$gt"))
349 {
350 string btor_op;
351 if (cell->type == "$lt") btor_op = "lt";
352 if (cell->type == "$le") btor_op = "lte";
353 if (cell->type.in("$eq", "$eqx")) btor_op = "eq";
354 if (cell->type.in("$ne", "$nex")) btor_op = "neq";
355 if (cell->type == "$ge") btor_op = "gte";
356 if (cell->type == "$gt") btor_op = "gt";
357 log_assert(!btor_op.empty());
358
359 int width = 1;
360 width = std::max(width, GetSize(cell->getPort("\\A")));
361 width = std::max(width, GetSize(cell->getPort("\\B")));
362
363 bool a_signed = cell->hasParam("\\A_SIGNED") ? cell->getParam("\\A_SIGNED").as_bool() : false;
364 bool b_signed = cell->hasParam("\\B_SIGNED") ? cell->getParam("\\B_SIGNED").as_bool() : false;
365
366 int sid = get_bv_sid(1);
367 int nid_a = get_sig_nid(cell->getPort("\\A"), width, a_signed);
368 int nid_b = get_sig_nid(cell->getPort("\\B"), width, b_signed);
369
370 int nid = next_nid++;
371 if (cell->type.in("$lt", "$le", "$ge", "$gt")) {
372 btorf("%d %c%s %d %d %d\n", nid, a_signed || b_signed ? 's' : 'u', btor_op.c_str(), sid, nid_a, nid_b);
373 } else {
374 btorf("%d %s %d %d %d\n", nid, btor_op.c_str(), sid, nid_a, nid_b);
375 }
376
377 SigSpec sig = sigmap(cell->getPort("\\Y"));
378
379 if (GetSize(sig) > 1) {
380 int sid = get_bv_sid(GetSize(sig));
381 int nid2 = next_nid++;
382 btorf("%d uext %d %d %d\n", nid2, sid, nid, GetSize(sig) - 1);
383 nid = nid2;
384 }
385
386 add_nid_sig(nid, sig);
387 goto okay;
388 }
389
390 if (cell->type.in("$not", "$neg", "$_NOT_"))
391 {
392 string btor_op;
393 if (cell->type.in("$not", "$_NOT_")) btor_op = "not";
394 if (cell->type == "$neg") btor_op = "neg";
395 log_assert(!btor_op.empty());
396
397 int width = GetSize(cell->getPort("\\Y"));
398 width = std::max(width, GetSize(cell->getPort("\\A")));
399
400 bool a_signed = cell->hasParam("\\A_SIGNED") ? cell->getParam("\\A_SIGNED").as_bool() : false;
401
402 int sid = get_bv_sid(width);
403 int nid_a = get_sig_nid(cell->getPort("\\A"), width, a_signed);
404
405 int nid = next_nid++;
406 btorf("%d %s %d %d\n", nid, btor_op.c_str(), sid, nid_a);
407
408 SigSpec sig = sigmap(cell->getPort("\\Y"));
409
410 if (GetSize(sig) < width) {
411 int sid = get_bv_sid(GetSize(sig));
412 int nid2 = next_nid++;
413 btorf("%d slice %d %d %d 0\n", nid2, sid, nid, GetSize(sig)-1);
414 nid = nid2;
415 }
416
417 add_nid_sig(nid, sig);
418 goto okay;
419 }
420
421 if (cell->type.in("$logic_and", "$logic_or", "$logic_not"))
422 {
423 string btor_op;
424 if (cell->type == "$logic_and") btor_op = "and";
425 if (cell->type == "$logic_or") btor_op = "or";
426 if (cell->type == "$logic_not") btor_op = "not";
427 log_assert(!btor_op.empty());
428
429 int sid = get_bv_sid(1);
430 int nid_a = get_sig_nid(cell->getPort("\\A"));
431 int nid_b = btor_op != "not" ? get_sig_nid(cell->getPort("\\B")) : 0;
432
433 if (GetSize(cell->getPort("\\A")) > 1) {
434 int nid_red_a = next_nid++;
435 btorf("%d redor %d %d\n", nid_red_a, sid, nid_a);
436 nid_a = nid_red_a;
437 }
438
439 if (btor_op != "not" && GetSize(cell->getPort("\\B")) > 1) {
440 int nid_red_b = next_nid++;
441 btorf("%d redor %d %d\n", nid_red_b, sid, nid_b);
442 nid_b = nid_red_b;
443 }
444
445 int nid = next_nid++;
446 if (btor_op != "not")
447 btorf("%d %s %d %d %d\n", nid, btor_op.c_str(), sid, nid_a, nid_b);
448 else
449 btorf("%d %s %d %d\n", nid, btor_op.c_str(), sid, nid_a);
450
451 SigSpec sig = sigmap(cell->getPort("\\Y"));
452
453 if (GetSize(sig) > 1) {
454 int sid = get_bv_sid(GetSize(sig));
455 int zeros_nid = get_sig_nid(Const(0, GetSize(sig)-1));
456 int nid2 = next_nid++;
457 btorf("%d concat %d %d %d\n", nid2, sid, zeros_nid, nid);
458 nid = nid2;
459 }
460
461 add_nid_sig(nid, sig);
462 goto okay;
463 }
464
465 if (cell->type.in("$reduce_and", "$reduce_or", "$reduce_bool", "$reduce_xor", "$reduce_xnor"))
466 {
467 string btor_op;
468 if (cell->type == "$reduce_and") btor_op = "redand";
469 if (cell->type.in("$reduce_or", "$reduce_bool")) btor_op = "redor";
470 if (cell->type.in("$reduce_xor", "$reduce_xnor")) btor_op = "redxor";
471 log_assert(!btor_op.empty());
472
473 int sid = get_bv_sid(1);
474 int nid_a = get_sig_nid(cell->getPort("\\A"));
475
476 int nid = next_nid++;
477 btorf("%d %s %d %d\n", nid, btor_op.c_str(), sid, nid_a);
478
479 if (cell->type == "$reduce_xnor") {
480 int nid2 = next_nid++;
481 btorf("%d not %d %d %d\n", nid2, sid, nid);
482 nid = nid2;
483 }
484
485 SigSpec sig = sigmap(cell->getPort("\\Y"));
486
487 if (GetSize(sig) > 1) {
488 int sid = get_bv_sid(GetSize(sig));
489 int zeros_nid = get_sig_nid(Const(0, GetSize(sig)-1));
490 int nid2 = next_nid++;
491 btorf("%d concat %d %d %d\n", nid2, sid, zeros_nid, nid);
492 nid = nid2;
493 }
494
495 add_nid_sig(nid, sig);
496 goto okay;
497 }
498
499 if (cell->type.in("$mux", "$_MUX_"))
500 {
501 SigSpec sig_a = sigmap(cell->getPort("\\A"));
502 SigSpec sig_b = sigmap(cell->getPort("\\B"));
503 SigSpec sig_s = sigmap(cell->getPort("\\S"));
504 SigSpec sig_y = sigmap(cell->getPort("\\Y"));
505
506 int nid_a = get_sig_nid(sig_a);
507 int nid_b = get_sig_nid(sig_b);
508 int nid_s = get_sig_nid(sig_s);
509
510 int sid = get_bv_sid(GetSize(sig_y));
511 int nid = next_nid++;
512 btorf("%d ite %d %d %d %d\n", nid, sid, nid_s, nid_b, nid_a);
513
514 add_nid_sig(nid, sig_y);
515 goto okay;
516 }
517
518 if (cell->type == "$pmux")
519 {
520 SigSpec sig_a = sigmap(cell->getPort("\\A"));
521 SigSpec sig_b = sigmap(cell->getPort("\\B"));
522 SigSpec sig_s = sigmap(cell->getPort("\\S"));
523 SigSpec sig_y = sigmap(cell->getPort("\\Y"));
524
525 int width = GetSize(sig_a);
526 int sid = get_bv_sid(width);
527 int nid = get_sig_nid(sig_a);
528
529 for (int i = 0; i < GetSize(sig_s); i++) {
530 int nid_b = get_sig_nid(sig_b.extract(i*width, width));
531 int nid_s = get_sig_nid(sig_s.extract(i));
532 int nid2 = next_nid++;
533 btorf("%d ite %d %d %d %d\n", nid2, sid, nid_s, nid_b, nid);
534 nid = nid2;
535 }
536
537 add_nid_sig(nid, sig_y);
538 goto okay;
539 }
540
541 if (cell->type.in("$dff", "$ff", "$_DFF_P_", "$_DFF_N", "$_FF_"))
542 {
543 SigSpec sig_d = sigmap(cell->getPort("\\D"));
544 SigSpec sig_q = sigmap(cell->getPort("\\Q"));
545
546 IdString symbol;
547
548 if (sig_q.is_wire()) {
549 Wire *w = sig_q.as_wire();
550 if (w->port_id == 0) {
551 statewires.insert(w);
552 symbol = w->name;
553 }
554 }
555
556 Const initval;
557 for (int i = 0; i < GetSize(sig_q); i++)
558 if (initbits.count(sig_q[i]))
559 initval.bits.push_back(initbits.at(sig_q[i]) ? State::S1 : State::S0);
560 else
561 initval.bits.push_back(State::Sx);
562
563 int nid_init_val = -1;
564
565 if (!initval.is_fully_undef())
566 nid_init_val = get_sig_nid(initval);
567
568 int sid = get_bv_sid(GetSize(sig_q));
569 int nid = next_nid++;
570
571 if (symbol.empty())
572 btorf("%d state %d\n", nid, sid);
573 else
574 btorf("%d state %d %s\n", nid, sid, log_id(symbol));
575
576 if (nid_init_val >= 0) {
577 int nid_init = next_nid++;
578 if (verbose)
579 btorf("; initval = %s\n", log_signal(initval));
580 btorf("%d init %d %d %d\n", nid_init, sid, nid, nid_init_val);
581 }
582
583 ff_todo.push_back(make_pair(nid, cell));
584 add_nid_sig(nid, sig_q);
585 goto okay;
586 }
587
588 if (cell->type.in("$anyconst", "$anyseq"))
589 {
590 SigSpec sig_y = sigmap(cell->getPort("\\Y"));
591
592 int sid = get_bv_sid(GetSize(sig_y));
593 int nid = next_nid++;
594
595 btorf("%d state %d\n", nid, sid);
596
597 if (cell->type == "$anyconst") {
598 int nid2 = next_nid++;
599 btorf("%d next %d %d %d\n", nid2, sid, nid, nid);
600 }
601
602 add_nid_sig(nid, sig_y);
603 goto okay;
604 }
605
606 if (cell->type == "$initstate")
607 {
608 SigSpec sig_y = sigmap(cell->getPort("\\Y"));
609
610 if (initstate_nid < 0)
611 {
612 int sid = get_bv_sid(1);
613 int one_nid = get_sig_nid(Const(1, 1));
614 int zero_nid = get_sig_nid(Const(0, 1));
615 initstate_nid = next_nid++;
616 btorf("%d state %d\n", initstate_nid, sid);
617 btorf("%d init %d %d %d\n", next_nid++, sid, initstate_nid, one_nid);
618 btorf("%d next %d %d %d\n", next_nid++, sid, initstate_nid, zero_nid);
619 }
620
621 add_nid_sig(initstate_nid, sig_y);
622 goto okay;
623 }
624
625 if (cell->type == "$mem")
626 {
627 int abits = cell->getParam("\\ABITS").as_int();
628 int width = cell->getParam("\\WIDTH").as_int();
629 int nwords = cell->getParam("\\SIZE").as_int();
630 int rdports = cell->getParam("\\RD_PORTS").as_int();
631 int wrports = cell->getParam("\\WR_PORTS").as_int();
632
633 Const wr_clk_en = cell->getParam("\\WR_CLK_ENABLE");
634 Const rd_clk_en = cell->getParam("\\RD_CLK_ENABLE");
635
636 bool asyncwr = wr_clk_en.is_fully_zero();
637
638 if (!asyncwr && !wr_clk_en.is_fully_ones())
639 log_error("Memory %s.%s has mixed async/sync write ports.\n",
640 log_id(module), log_id(cell));
641
642 if (!rd_clk_en.is_fully_zero())
643 log_error("Memory %s.%s has sync read ports.\n",
644 log_id(module), log_id(cell));
645
646 SigSpec sig_rd_addr = sigmap(cell->getPort("\\RD_ADDR"));
647 SigSpec sig_rd_data = sigmap(cell->getPort("\\RD_DATA"));
648
649 SigSpec sig_wr_addr = sigmap(cell->getPort("\\WR_ADDR"));
650 SigSpec sig_wr_data = sigmap(cell->getPort("\\WR_DATA"));
651 SigSpec sig_wr_en = sigmap(cell->getPort("\\WR_EN"));
652
653 int data_sid = get_bv_sid(width);
654 int bool_sid = get_bv_sid(1);
655 int sid = get_mem_sid(abits, width);
656
657 Const initdata = cell->getParam("\\INIT");
658 initdata.exts(nwords*width);
659 int nid_init_val = -1;
660
661 if (!initdata.is_fully_undef())
662 {
663 bool constword = true;
664 Const firstword = initdata.extract(0, width);
665
666 for (int i = 1; i < nwords; i++) {
667 Const thisword = initdata.extract(i*width, width);
668 if (thisword != firstword) {
669 constword = false;
670 break;
671 }
672 }
673
674 if (constword)
675 {
676 if (verbose)
677 btorf("; initval = %s\n", log_signal(firstword));
678 nid_init_val = get_sig_nid(firstword);
679 }
680 else
681 {
682 int nid_init_val = next_nid++;
683 btorf("%d state %d\n", nid_init_val, sid);
684
685 for (int i = 0; i < nwords; i++) {
686 Const thisword = initdata.extract(i*width, width);
687 if (thisword.is_fully_undef())
688 continue;
689 Const thisaddr(i, abits);
690 int nid_thisword = get_sig_nid(thisword);
691 int nid_thisaddr = get_sig_nid(thisaddr);
692 int last_nid_init_val = nid_init_val;
693 nid_init_val = next_nid++;
694 if (verbose)
695 btorf("; initval[%d] = %s\n", i, log_signal(thisword));
696 btorf("%d write %d %d %d %d\n", nid_init_val, sid, last_nid_init_val, nid_thisaddr, nid_thisword);
697 }
698 }
699 }
700
701
702 int nid = next_nid++;
703 int nid_head = nid;
704
705 if (cell->name[0] == '$')
706 btorf("%d state %d\n", nid, sid);
707 else
708 btorf("%d state %d %s\n", nid, sid, log_id(cell));
709
710 if (nid_init_val >= 0)
711 {
712 int nid_init = next_nid++;
713 btorf("%d init %d %d %d\n", nid_init, sid, nid, nid_init_val);
714 }
715
716 if (asyncwr)
717 {
718 for (int port = 0; port < wrports; port++)
719 {
720 SigSpec wa = sig_wr_addr.extract(port*abits, abits);
721 SigSpec wd = sig_wr_data.extract(port*width, width);
722 SigSpec we = sig_wr_en.extract(port*width, width);
723
724 int wa_nid = get_sig_nid(wa);
725 int wd_nid = get_sig_nid(wd);
726 int we_nid = get_sig_nid(we);
727
728 int nid2 = next_nid++;
729 btorf("%d read %d %d %d\n", nid2, data_sid, nid_head, wa_nid);
730
731 int nid3 = next_nid++;
732 btorf("%d not %d %d\n", nid3, data_sid, we_nid);
733
734 int nid4 = next_nid++;
735 btorf("%d and %d %d %d\n", nid4, data_sid, nid2, nid3);
736
737 int nid5 = next_nid++;
738 btorf("%d and %d %d %d\n", nid5, data_sid, wd_nid, we_nid);
739
740 int nid6 = next_nid++;
741 btorf("%d or %d %d %d\n", nid6, data_sid, nid5, nid4);
742
743 int nid7 = next_nid++;
744 btorf("%d write %d %d %d %d\n", nid7, sid, nid_head, wa_nid, nid6);
745
746 int nid8 = next_nid++;
747 btorf("%d redor %d %d\n", nid8, bool_sid, we_nid);
748
749 int nid9 = next_nid++;
750 btorf("%d ite %d %d %d %d\n", nid9, sid, nid8, nid7, nid_head);
751
752 nid_head = nid9;
753 }
754 }
755
756 for (int port = 0; port < rdports; port++)
757 {
758 SigSpec ra = sig_rd_addr.extract(port*abits, abits);
759 SigSpec rd = sig_rd_data.extract(port*width, width);
760
761 int ra_nid = get_sig_nid(ra);
762 int rd_nid = next_nid++;
763
764 btorf("%d read %d %d %d\n", rd_nid, data_sid, nid_head, ra_nid);
765
766 add_nid_sig(rd_nid, rd);
767 }
768
769 if (!asyncwr)
770 {
771 ff_todo.push_back(make_pair(nid, cell));
772 }
773 else
774 {
775 int nid2 = next_nid++;
776 btorf("%d next %d %d %d\n", nid2, sid, nid, nid_head);
777 }
778
779 goto okay;
780 }
781
782 log_error("Unsupported cell type: %s (%s)\n", log_id(cell->type), log_id(cell));
783
784 okay:
785 btorf_pop(log_id(cell));
786 cell_recursion_guard.erase(cell);
787 }
788
789 int get_sig_nid(SigSpec sig, int to_width = -1, bool is_signed = false)
790 {
791 int nid = -1;
792 sigmap.apply(sig);
793
794 for (auto bit : sig)
795 if (bit == State::Sx)
796 goto has_undef_bits;
797
798 if (0)
799 {
800 has_undef_bits:
801 SigSpec sig_mask_undef, sig_noundef;
802 int first_undef = -1;
803
804 for (int i = 0; i < GetSize(sig); i++)
805 if (sig[i] == State::Sx) {
806 if (first_undef < 0)
807 first_undef = i;
808 sig_mask_undef.append(State::S1);
809 sig_noundef.append(State::S0);
810 } else {
811 sig_mask_undef.append(State::S0);
812 sig_noundef.append(sig[i]);
813 }
814
815 if (to_width < 0 || first_undef < to_width)
816 {
817 int sid = get_bv_sid(GetSize(sig));
818
819 int nid_input = next_nid++;
820 btorf("%d input %d\n", nid_input, sid);
821
822 int nid_masked_input;
823 if (sig_mask_undef.is_fully_ones()) {
824 nid_masked_input = nid_input;
825 } else {
826 int nid_mask_undef = get_sig_nid(sig_mask_undef);
827 nid_masked_input = next_nid++;
828 btorf("%d and %d %d %d\n", nid_masked_input, sid, nid_input, nid_mask_undef);
829 }
830
831 if (sig_noundef.is_fully_zero()) {
832 nid = nid_masked_input;
833 } else {
834 int nid_noundef = get_sig_nid(sig_noundef);
835 nid = next_nid++;
836 btorf("%d or %d %d %d\n", nid, sid, nid_masked_input, nid_noundef);
837 }
838
839 goto extend_or_trim;
840 }
841
842 sig = sig_noundef;
843 }
844
845 if (sig_nid.count(sig) == 0)
846 {
847 // <nid>, <bitidx>
848 vector<pair<int, int>> nidbits;
849
850 // collect all bits
851 for (int i = 0; i < GetSize(sig); i++)
852 {
853 SigBit bit = sig[i];
854
855 if (bit_nid.count(bit) == 0)
856 {
857 if (bit.wire == nullptr)
858 {
859 Const c(bit.data);
860
861 while (i+GetSize(c) < GetSize(sig) && sig[i+GetSize(c)].wire == nullptr)
862 c.bits.push_back(sig[i+GetSize(c)].data);
863
864 if (consts.count(c) == 0) {
865 int sid = get_bv_sid(GetSize(c));
866 int nid = next_nid++;
867 btorf("%d const %d %s\n", nid, sid, c.as_string().c_str());
868 consts[c] = nid;
869 nid_width[nid] = GetSize(c);
870 }
871
872 int nid = consts.at(c);
873
874 for (int j = 0; j < GetSize(c); j++)
875 nidbits.push_back(make_pair(nid, j));
876
877 i += GetSize(c)-1;
878 continue;
879 }
880 else
881 {
882 if (bit_cell.count(bit) == 0)
883 {
884 SigSpec s = bit;
885
886 while (i+GetSize(s) < GetSize(sig) && sig[i+GetSize(s)].wire != nullptr &&
887 bit_cell.count(sig[i+GetSize(s)]) == 0)
888 s.append(sig[i+GetSize(s)]);
889
890 log_warning("No driver for signal %s.\n", log_signal(s));
891
892 int sid = get_bv_sid(GetSize(s));
893 int nid = next_nid++;
894 btorf("%d input %d %s\n", nid, sid);
895 nid_width[nid] = GetSize(s);
896
897 i += GetSize(s)-1;
898 continue;
899 }
900 else
901 {
902 export_cell(bit_cell.at(bit));
903 log_assert(bit_nid.count(bit));
904 }
905 }
906 }
907
908 nidbits.push_back(bit_nid.at(bit));
909 }
910
911 int width = 0;
912 int nid = -1;
913
914 // group bits and emit slice-concat chain
915 for (int i = 0; i < GetSize(nidbits); i++)
916 {
917 int nid2 = nidbits[i].first;
918 int lower = nidbits[i].second;
919 int upper = lower;
920
921 while (i+1 < GetSize(nidbits) && nidbits[i+1].first == nidbits[i].first &&
922 nidbits[i+1].second == nidbits[i].second+1)
923 upper++, i++;
924
925 int nid3 = nid2;
926
927 if (lower != 0 || upper+1 != nid_width.at(nid2)) {
928 int sid = get_bv_sid(upper-lower+1);
929 nid3 = next_nid++;
930 btorf("%d slice %d %d %d %d\n", nid3, sid, nid2, upper, lower);
931 }
932
933 int nid4 = nid3;
934
935 if (nid >= 0) {
936 int sid = get_bv_sid(width+upper-lower+1);
937 nid4 = next_nid++;
938 btorf("%d concat %d %d %d\n", nid4, sid, nid3, nid);
939 }
940
941 width += upper-lower+1;
942 nid = nid4;
943 }
944
945 sig_nid[sig] = nid;
946 nid_width[nid] = width;
947 }
948
949 nid = sig_nid.at(sig);
950
951 extend_or_trim:
952 if (to_width >= 0 && to_width != GetSize(sig))
953 {
954 if (to_width < GetSize(sig))
955 {
956 int sid = get_bv_sid(to_width);
957 int nid2 = next_nid++;
958 btorf("%d slice %d %d %d 0\n", nid2, sid, nid, to_width-1);
959 nid = nid2;
960 }
961 else
962 {
963 int sid = get_bv_sid(to_width);
964 int nid2 = next_nid++;
965 btorf("%d %s %d %d %d\n", nid2, is_signed ? "sext" : "uext",
966 sid, nid, to_width - GetSize(sig));
967 nid = nid2;
968 }
969 }
970
971 return nid;
972 }
973
974 BtorWorker(std::ostream &f, RTLIL::Module *module, bool verbose, bool single_bad) :
975 f(f), sigmap(module), module(module), verbose(verbose), single_bad(single_bad)
976 {
977 btorf_push("inputs");
978
979 for (auto wire : module->wires())
980 {
981 if (wire->attributes.count("\\init")) {
982 Const attrval = wire->attributes.at("\\init");
983 for (int i = 0; i < GetSize(wire) && i < GetSize(attrval); i++)
984 if (attrval[i] == State::S0 || attrval[i] == State::S1)
985 initbits[sigmap(SigBit(wire, i))] = (attrval[i] == State::S1);
986 }
987
988 if (!wire->port_id || !wire->port_input)
989 continue;
990
991 SigSpec sig = sigmap(wire);
992 int sid = get_bv_sid(GetSize(sig));
993 int nid = next_nid++;
994
995 btorf("%d input %d %s\n", nid, sid, log_id(wire));
996 add_nid_sig(nid, sig);
997 }
998
999 btorf_pop("inputs");
1000
1001 for (auto cell : module->cells())
1002 for (auto &conn : cell->connections())
1003 {
1004 if (!cell->output(conn.first))
1005 continue;
1006
1007 for (auto bit : sigmap(conn.second))
1008 bit_cell[bit] = cell;
1009 }
1010
1011 for (auto wire : module->wires())
1012 {
1013 if (!wire->port_id || !wire->port_output)
1014 continue;
1015
1016 btorf_push(stringf("output %s", log_id(wire)));
1017
1018 int nid = get_sig_nid(wire);
1019 btorf("%d output %d %s\n", next_nid++, nid, log_id(wire));
1020
1021 btorf_pop(stringf("output %s", log_id(wire)));
1022 }
1023
1024 for (auto cell : module->cells())
1025 {
1026 if (cell->type == "$assume")
1027 {
1028 btorf_push(log_id(cell));
1029
1030 int sid = get_bv_sid(1);
1031 int nid_a = get_sig_nid(cell->getPort("\\A"));
1032 int nid_en = get_sig_nid(cell->getPort("\\EN"));
1033 int nid_not_en = next_nid++;
1034 int nid_a_or_not_en = next_nid++;
1035 int nid = next_nid++;
1036
1037 btorf("%d not %d %d\n", nid_not_en, sid, nid_en);
1038 btorf("%d or %d %d %d\n", nid_a_or_not_en, sid, nid_a, nid_not_en);
1039 btorf("%d constraint %d\n", nid, nid_a_or_not_en);
1040
1041 btorf_pop(log_id(cell));
1042 }
1043
1044 if (cell->type == "$assert")
1045 {
1046 btorf_push(log_id(cell));
1047
1048 int sid = get_bv_sid(1);
1049 int nid_a = get_sig_nid(cell->getPort("\\A"));
1050 int nid_en = get_sig_nid(cell->getPort("\\EN"));
1051 int nid_not_a = next_nid++;
1052 int nid_en_and_not_a = next_nid++;
1053
1054 btorf("%d not %d %d\n", nid_not_a, sid, nid_a);
1055 btorf("%d and %d %d %d\n", nid_en_and_not_a, sid, nid_en, nid_not_a);
1056
1057 if (single_bad) {
1058 bad_properties.push_back(nid_en_and_not_a);
1059 } else {
1060 int nid = next_nid++;
1061 btorf("%d bad %d\n", nid, nid_en_and_not_a);
1062 }
1063
1064 btorf_pop(log_id(cell));
1065 }
1066 }
1067
1068 for (auto wire : module->wires())
1069 {
1070 if (wire->port_id || wire->name[0] == '$')
1071 continue;
1072
1073 btorf_push(stringf("wire %s", log_id(wire)));
1074
1075 int sid = get_bv_sid(GetSize(wire));
1076 int nid = get_sig_nid(sigmap(wire));
1077
1078 if (statewires.count(wire))
1079 continue;
1080
1081 int this_nid = next_nid++;
1082 btorf("%d uext %d %d %d %s\n", this_nid, sid, nid, 0, log_id(wire));
1083
1084 btorf_pop(stringf("wire %s", log_id(wire)));
1085 continue;
1086 }
1087
1088 while (!ff_todo.empty())
1089 {
1090 vector<pair<int, Cell*>> todo;
1091 todo.swap(ff_todo);
1092
1093 for (auto &it : todo)
1094 {
1095 int nid = it.first;
1096 Cell *cell = it.second;
1097
1098 btorf_push(stringf("next %s", log_id(cell)));
1099
1100 if (cell->type == "$mem")
1101 {
1102 int abits = cell->getParam("\\ABITS").as_int();
1103 int width = cell->getParam("\\WIDTH").as_int();
1104 int wrports = cell->getParam("\\WR_PORTS").as_int();
1105
1106 SigSpec sig_wr_addr = sigmap(cell->getPort("\\WR_ADDR"));
1107 SigSpec sig_wr_data = sigmap(cell->getPort("\\WR_DATA"));
1108 SigSpec sig_wr_en = sigmap(cell->getPort("\\WR_EN"));
1109
1110 int data_sid = get_bv_sid(width);
1111 int bool_sid = get_bv_sid(1);
1112 int sid = get_mem_sid(abits, width);
1113 int nid_head = nid;
1114
1115 for (int port = 0; port < wrports; port++)
1116 {
1117 SigSpec wa = sig_wr_addr.extract(port*abits, abits);
1118 SigSpec wd = sig_wr_data.extract(port*width, width);
1119 SigSpec we = sig_wr_en.extract(port*width, width);
1120
1121 int wa_nid = get_sig_nid(wa);
1122 int wd_nid = get_sig_nid(wd);
1123 int we_nid = get_sig_nid(we);
1124
1125 int nid2 = next_nid++;
1126 btorf("%d read %d %d %d\n", nid2, data_sid, nid_head, wa_nid);
1127
1128 int nid3 = next_nid++;
1129 btorf("%d not %d %d\n", nid3, data_sid, we_nid);
1130
1131 int nid4 = next_nid++;
1132 btorf("%d and %d %d %d\n", nid4, data_sid, nid2, nid3);
1133
1134 int nid5 = next_nid++;
1135 btorf("%d and %d %d %d\n", nid5, data_sid, wd_nid, we_nid);
1136
1137 int nid6 = next_nid++;
1138 btorf("%d or %d %d %d\n", nid6, data_sid, nid5, nid4);
1139
1140 int nid7 = next_nid++;
1141 btorf("%d write %d %d %d %d\n", nid7, sid, nid_head, wa_nid, nid6);
1142
1143 int nid8 = next_nid++;
1144 btorf("%d redor %d %d\n", nid8, bool_sid, we_nid);
1145
1146 int nid9 = next_nid++;
1147 btorf("%d ite %d %d %d %d\n", nid9, sid, nid8, nid7, nid_head);
1148
1149 nid_head = nid9;
1150 }
1151
1152 int nid2 = next_nid++;
1153 btorf("%d next %d %d %d\n", nid2, sid, nid, nid_head);
1154 }
1155 else
1156 {
1157 SigSpec sig = sigmap(cell->getPort("\\D"));
1158 int nid_q = get_sig_nid(sig);
1159 int sid = get_bv_sid(GetSize(sig));
1160 btorf("%d next %d %d %d\n", next_nid++, sid, nid, nid_q);
1161 }
1162
1163 btorf_pop(stringf("next %s", log_id(cell)));
1164 }
1165 }
1166
1167 while (!bad_properties.empty())
1168 {
1169 vector<int> todo;
1170 bad_properties.swap(todo);
1171
1172 int sid = get_bv_sid(1);
1173 int cursor = 0;
1174
1175 while (cursor+1 < GetSize(todo))
1176 {
1177 int nid_a = todo[cursor++];
1178 int nid_b = todo[cursor++];
1179 int nid = next_nid++;
1180
1181 bad_properties.push_back(nid);
1182 btorf("%d or %d %d %d\n", nid, sid, nid_a, nid_b);
1183 }
1184
1185 if (!bad_properties.empty()) {
1186 if (cursor < GetSize(todo))
1187 bad_properties.push_back(todo[cursor++]);
1188 log_assert(cursor == GetSize(todo));
1189 } else {
1190 int nid = next_nid++;
1191 log_assert(cursor == 0);
1192 log_assert(GetSize(todo) == 1);
1193 btorf("%d bad %d\n", nid, todo[cursor]);
1194 }
1195 }
1196 }
1197 };
1198
1199 struct BtorBackend : public Backend {
1200 BtorBackend() : Backend("btor", "write design to BTOR file") { }
1201 void help() YS_OVERRIDE
1202 {
1203 // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
1204 log("\n");
1205 log(" write_btor [options] [filename]\n");
1206 log("\n");
1207 log("Write a BTOR description of the current design.\n");
1208 log("\n");
1209 log(" -v\n");
1210 log(" Add comments and indentation to BTOR output file\n");
1211 log("\n");
1212 log(" -s\n");
1213 log(" Output only a single bad property for all asserts\n");
1214 log("\n");
1215 }
1216 void execute(std::ostream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
1217 {
1218 bool verbose = false, single_bad = false;
1219
1220 log_header(design, "Executing BTOR backend.\n");
1221
1222 size_t argidx;
1223 for (argidx = 1; argidx < args.size(); argidx++)
1224 {
1225 if (args[argidx] == "-v") {
1226 verbose = true;
1227 continue;
1228 }
1229 if (args[argidx] == "-s") {
1230 single_bad = true;
1231 continue;
1232 }
1233 break;
1234 }
1235 extra_args(f, filename, args, argidx);
1236
1237 RTLIL::Module *topmod = design->top_module();
1238
1239 if (topmod == nullptr)
1240 log_cmd_error("No top module found.\n");
1241
1242 *f << stringf("; BTOR description generated by %s for module %s.\n",
1243 yosys_version_str, log_id(topmod));
1244
1245 BtorWorker(*f, topmod, verbose, single_bad);
1246
1247 *f << stringf("; end of yosys output\n");
1248 }
1249 } BtorBackend;
1250
1251 PRIVATE_NAMESPACE_END