Fix handling of partial init attributes in write_verilog, fixes #997
[yosys.git] / backends / simplec / Makefile.inc
1
2 OBJS += backends/simplec/simplec.o
3