Fix "write_xaiger", and to write each box contents into holes

[yosys.git] / backends / smt2 / example.ys

read_verilog -formal example.v
hierarchy; proc; opt; memory -nordff -nomap; opt -fast
write_smt2 -bv -mem -wires example.smt2