Add "whitebox" attribute, add "read_verilog -wb"
[yosys.git] / backends / spice / Makefile.inc
1
2 OBJS += backends/spice/spice.o
3