projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Use ABC to convert from AIGER to Verilog
[yosys.git] / backends / verilog / Makefile.inc
1
2 OBJS += backends/verilog/verilog_backend.o
3