projects / gem5.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
riscv: [Patch 5/5] Added missing support for timing CPU models
[gem5.git] / build_opts / NULL_MESI_Two_Level
1 TARGET_ISA = 'null'
2 CPU_MODELS = ''
3 PROTOCOL = 'MESI_Two_Level'