riscv: [Patch 5/5] Added missing support for timing CPU models
[gem5.git] / build_opts / NULL_MOESI_CMP_directory
1 TARGET_ISA = 'null'
2 CPU_MODELS = ''
3 PROTOCOL='MOESI_CMP_directory'