[libre-riscv-dev] [Bug 314] Create POWER9 Condition Register pipeline
[libre-riscv-dev.git] / c6 / c5d84b0bea79a0863f33b49d916b0a7a581404
1 Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
2 Envelope-to: publicinbox@libre-riscv.org
3 Delivery-date: Sat, 04 Apr 2020 09:15:15 +0100
4 Received: from localhost ([::1] helo=libre-riscv.org)
5 by libre-riscv.org with esmtp (Exim 4.89)
6 (envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
7 id 1jKdxS-0004Qi-Az; Sat, 04 Apr 2020 09:15:14 +0100
8 Received: from localhost ([127.0.0.1] helo=bugs.libre-riscv.org)
9 by libre-riscv.org with esmtp (Exim 4.89)
10 (envelope-from <bugzilla-daemon@libre-riscv.org>) id 1jKdxP-0004Qb-VM
11 for libre-riscv-dev@lists.libre-riscv.org; Sat, 04 Apr 2020 09:15:11 +0100
12 From: bugzilla-daemon@libre-riscv.org
13 To: libre-riscv-dev@lists.libre-riscv.org
14 Date: Sat, 04 Apr 2020 08:15:12 +0000
15 X-Bugzilla-Reason: CC
16 X-Bugzilla-Type: changed
17 X-Bugzilla-Watch-Reason: None
18 X-Bugzilla-Product: Libre-SOC's first SoC
19 X-Bugzilla-Component: Source Code
20 X-Bugzilla-Version: unspecified
21 X-Bugzilla-Keywords:
22 X-Bugzilla-Severity: enhancement
23 X-Bugzilla-Who: whitequark@whitequark.org
24 X-Bugzilla-Status: CONFIRMED
25 X-Bugzilla-Resolution:
26 X-Bugzilla-Priority: ---
27 X-Bugzilla-Assigned-To: lkcl@lkcl.net
28 X-Bugzilla-Flags:
29 X-Bugzilla-Changed-Fields:
30 Message-ID: <bug-276-13-Typs11pRHg@http.bugs.libre-riscv.org/>
31 In-Reply-To: <bug-276-13@http.bugs.libre-riscv.org/>
32 References: <bug-276-13@http.bugs.libre-riscv.org/>
33 X-Bugzilla-URL: http://bugs.libre-riscv.org/
34 Auto-Submitted: auto-generated
35 MIME-Version: 1.0
36 Subject: [libre-riscv-dev] [Bug 276] SR NAND Latch needed in nmigen
37 X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
38 X-Mailman-Version: 2.1.23
39 Precedence: list
40 List-Id: Libre-RISCV General Development
41 <libre-riscv-dev.lists.libre-riscv.org>
42 List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>,
43 <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
44 List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
45 List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
46 List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
47 List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>,
48 <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
49 Reply-To: Libre-RISCV General Development
50 <libre-riscv-dev@lists.libre-riscv.org>
51 Content-Type: text/plain; charset="utf-8"
52 Content-Transfer-Encoding: base64
53 Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
54 Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
55
56 aHR0cDovL2J1Z3MubGlicmUtcmlzY3Yub3JnL3Nob3dfYnVnLmNnaT9pZD0yNzYKCi0tLSBDb21t
57 ZW50ICMxMSBmcm9tIHdoaXRlcXVhcmtAd2hpdGVxdWFyay5vcmcgLS0tCj4gaSBwcmVzdW1lIHRo
58 YXQgZ2l2ZW4gdGhhdCB5b3N5cyBhbHJlYWR5IGhhcyAkc3IsIG9ubHkgbm1pZ2VuIHdpbGwgbmVl
59 ZCAgYXVnbWVudGluZyB0byBwcm9kdWNlICRzcj8KClRoZXJlJ3Mgbm8gYXVnbWVudGluZyBuZWNl
60 c3NhcnkuIEkgZ2F2ZSB5b3UgdGhlIGNvZGUgYWJvdmUgKHRoZQpgSW5zdGFuY2UoIiRzciIuLi4p
61 YCB0aGF0IGNhdXNlcyBuTWlnZW4gdG8gZW1pdCBhIFlvc3lzIGAkc3JgIGNlbGwuCgotLSAKWW91
62 IGFyZSByZWNlaXZpbmcgdGhpcyBtYWlsIGJlY2F1c2U6CllvdSBhcmUgb24gdGhlIENDIGxpc3Qg
63 Zm9yIHRoZSBidWcuCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
64 X19fCmxpYnJlLXJpc2N2LWRldiBtYWlsaW5nIGxpc3QKbGlicmUtcmlzY3YtZGV2QGxpc3RzLmxp
65 YnJlLXJpc2N2Lm9yZwpodHRwOi8vbGlzdHMubGlicmUtcmlzY3Yub3JnL21haWxtYW4vbGlzdGlu
66 Zm8vbGlicmUtcmlzY3YtZGV2Cg==
67