[libre-riscv-dev] [Bug 325] create POWER9 TRAP pipeline
[libre-riscv-dev.git] / cb / 314f2d69be18d2bee50082fe0e09ae0975db9b
1 Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
2 Envelope-to: publicinbox@libre-riscv.org
3 Delivery-date: Tue, 19 May 2020 13:30:31 +0100
4 Received: from localhost ([::1] helo=libre-riscv.org)
5 by libre-soc.org with esmtp (Exim 4.89)
6 (envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
7 id 1jb1OA-0007uJ-Qp; Tue, 19 May 2020 13:30:30 +0100
8 Received: from vps2.stafverhaegen.be ([85.10.201.15])
9 by libre-soc.org with esmtp (Exim 4.89)
10 (envelope-from <staf@fibraservi.eu>) id 1jb1O9-0007u2-4r
11 for libre-riscv-dev@lists.libre-riscv.org; Tue, 19 May 2020 13:30:29 +0100
12 Received: from hpdc7800 (hpdc7800 [10.0.0.1])
13 by vps2.stafverhaegen.be (Postfix) with ESMTP id 997E211C042D
14 for <libre-riscv-dev@lists.libre-riscv.org>;
15 Tue, 19 May 2020 14:30:28 +0200 (CEST)
16 Message-ID: <a4306686aa33a177b2c3c3668d740a50fece0f9d.camel@fibraservi.eu>
17 From: Staf Verhaegen <staf@fibraservi.eu>
18 To: Libre-RISCV General Development <libre-riscv-dev@lists.libre-riscv.org>
19 Date: Tue, 19 May 2020 14:30:23 +0200
20 In-Reply-To: <CAPweEDyF42ND9xF=Rat1yv2+M1+VtrX1bgRSrMJbAyaThcjfnw@mail.gmail.com>
21 References: <CAPweEDyF42ND9xF=Rat1yv2+M1+VtrX1bgRSrMJbAyaThcjfnw@mail.gmail.com>
22 Organization: FibraServi bvba
23 X-Mailer: Evolution 3.28.5 (3.28.5-8.el7)
24 Mime-Version: 1.0
25 X-Content-Filtered-By: Mailman/MimeDel 2.1.23
26 Subject: Re: [libre-riscv-dev] daily kan-ban update 18may2020
27 X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
28 X-Mailman-Version: 2.1.23
29 Precedence: list
30 List-Id: Libre-RISCV General Development
31 <libre-riscv-dev.lists.libre-riscv.org>
32 List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>,
33 <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
34 List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
35 List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
36 List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
37 List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>,
38 <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
39 Reply-To: Libre-RISCV General Development
40 <libre-riscv-dev@lists.libre-riscv.org>
41 Content-Type: multipart/mixed; boundary="===============9015389145604249614=="
42 Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
43 Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
44
45
46 --===============9015389145604249614==
47 Content-Type: multipart/signed; micalg="pgp-sha1"; protocol="application/pgp-signature";
48 boundary="=-xK/O/tGs5dCealA5HP1p"
49
50
51 --=-xK/O/tGs5dCealA5HP1p
52 Content-Type: text/plain; charset="UTF-8"
53 Content-Transfer-Encoding: quoted-printable
54
55 Luke Kenneth Casson Leighton schreef op ma 18-05-2020 om 12:45 [+0100]:
56 > * and had a fascinating conversation thanks to yehowshua and jeremy(also =
57 welcome!), which resulted in this(https://libre-soc.org/3d_gpu/architecture=
58 /tomasulo_transformation/).
59
60 If I understand this correct the big architectural difference between exten=
61 ded scoreboarding and Tomasulo is that in the former the register content i=
62 s stored in a central register file and for the latter it is distributed ov=
63 er several 'reservation stations'. In order to scale to for example multi-i=
64 ssue you need to go to higher order nRmW register files for scoreboarding a=
65 nd for Tomasulo you increase the number of reservation stations together wi=
66 th a more complex tracker of the register tagging/aliasing.
67 So some 2 cents from me.
68 =46rom physical implementation point of view the central high order nRmW regi=
69 ster file and scoreboard does worry me. Higher order nRmW register files wi=
70 ll become power and area hungry compared to multiple lower order reservatio=
71 n stations.
72 I have seen numbers of a few tens of functional units in your design. I thi=
73 nk it will become also a nightmare to connect and route all the input and o=
74 utputs of all the functional units to the central register file and scorebo=
75 ard. So at first sight, from physical implementation point for smaller node=
76 s, the Tomasulo algorithm seems more scalable than extended scoreboarding. =
77 I indicated before that in smaller nodes power consumption and delay is mai=
78 nly determined by the length of the interconnects and not by the input load=
79 of the logic gates itself; in 180nm it will be more fifty/fifty. As Jeremy=
80 indicated this is next to the power consumption in the register files and =
81 cache which scales with the total bit count of the block and the nRmW order=
82 of the block.
83 Also the travialness of a big fan-in NOR or NAND gate may be deceptive, the=
84 se gates are not feasible and will be synthesized to trees of NAND/NOR gate=
85 s. In that respect a high fan-in NOR/NAND can have similar time/power consu=
86 mption than a seemingly more complex case of if statement. In zero order, f=
87 or single output block, delay and power is determined by the number of inpu=
88 ts independent of the complexity of the RTL/HDL code. In first order one ha=
89 s to account that NAND/NOR logic is more efficient than XOR/XNOR logic but =
90 for bigger trees this difference is less pronounced as XOR/XNOR trees will =
91 be synthesized to more efficient trees using AOI (and-or-invert) cells.
92
93 greets,
94 Staf.
95
96
97
98 --=-xK/O/tGs5dCealA5HP1p--
99
100
101
102 --===============9015389145604249614==
103 Content-Type: text/plain; charset="utf-8"
104 MIME-Version: 1.0
105 Content-Transfer-Encoding: base64
106 Content-Disposition: inline
107
108 X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGlicmUtcmlz
109 Y3YtZGV2IG1haWxpbmcgbGlzdApsaWJyZS1yaXNjdi1kZXZAbGlzdHMubGlicmUtcmlzY3Yub3Jn
110 Cmh0dHA6Ly9saXN0cy5saWJyZS1yaXNjdi5vcmcvbWFpbG1hbi9saXN0aW5mby9saWJyZS1yaXNj
111 di1kZXYK
112
113 --===============9015389145604249614==--
114
115
116