(no commit message)
[libreriscv.git] / conferences / fosdem2022.mdwn
1 # FOSDEM 2022
2
3 # Libre/Open Hardware, CAD, Modelling and VLSI Dev Room
4
5 TODO:
6
7 * write to openhardware dev room mailing list (private archives)
8 - 13nov2022. no response. assume dead list DONE
9 - therefore take responsibility for writing proposal DONE
10 * write proposal DONE 14nov2022
11 * submit proposal DONE 14no42022
12 * contact interested people
13 - https://www.crowdsupply.com/great-scott-gadgets/luna (ktemkin)
14 - danielgrosse https://twitter.com/daniel_grosse
15 - Ganesen Narayanasamy, IBM India, Education Course
16 - openwifi <https://github.com/open-sdr/openwifi/issues/99>
17 - libresilicon (actual DIY Foundry equipment)
18 - opentapeoutdev
19 - openlane / openroad
20 - Staf (Chips4Makers)
21 - efabless
22 - libre-soc
23 - LIP6 / CNRS (coriolis2)
24 - apertus <https://www.apertus.org/axiom-ecosystem>
25 - NLnet (to help with outreach)
26 - Crowdsupply (ditto)
27 - KiCAD and other EDA tools
28 - LibreEDA developer (tkramer)
29 - Pine64 <https://wiki.pine64.org/wiki/PineNote>
30
31 ## OHW Devroom Proposal
32
33 <https://submission.fosdem.org/submission/devroom>
34
35 Title: **Libre/Open Hardware, CAD, Modelling and VLSI Dev Room**
36
37 Elaborate description (including possible topics)
38
39 - Open Hardware projects
40 - VLSI ASIC Design and Manufacture
41 * Libre/Open DIY Foundries (nanoscale 3D printing)
42 * Libre/Open VLSI tools and toolflow
43 * Libre/Open VLSI Cell Libraries
44 * VLSI Simulation and Verification
45 - FPGAs
46 * Libre/Open FPGA designs
47 * FPGA toolchains and Reverse-Engineering
48 * FPGA workflow
49 - VLSI RTL and HDL
50 * Advanced and innovative alternative HDL tools
51 * Formal Correctness Proofs
52 * Testing methodologies
53 * Hardware Trust (and how to break it)
54 - Circuit Design (EDA)
55 * Printed circuit board design tools
56 * Analog/Digital Circuit simulation
57 - 3d modeling and analysis
58 * Solid modeling tools
59 * Meshing, modeling and transforming physical representations
60 * Finite element analysis
61 - 3d printing
62 * 3d slicing tools
63 * Motor control
64 - Machine design and integration
65 * ECAD/MCAD integration
66 * Thermal analysis
67 * Wire modeling
68 - Physical Model Data storage
69 * Data representation and optimization
70 * Version control in hardware data storage
71 * Collaborative and team-based hardware design techniques
72 * Building information Modelling
73
74 Why does it fit FOSDEM
75
76 There has been a lot of progress happening in the last few years regarding
77 libre/free chip technology. From RISC-V and OpenPOWER to attempts to create
78 libre/free processes to make your own chips. Various countries have been
79 catching up and helping and building up their semiconductorr industries,
80 some even pushing libre/free toolchains. E.g. EU sponsors various projects
81 to work in this field to create open toolchains.
82
83 Meanwhile others push the boundaries to liberate former closed source toolchains for FPGAs. While an often neglected topic, a lot of work happens by various fantastic players all around the world. We hope to bring some attention to these areas which we basicly all too often take as a given when
84 using computers or electronics.
85 We therefore hope to give Open Hardware and their respective toolchains a
86 small platform, all the way from silicon to PCB.
87
88 Note to organisers: we don't mind merging with another devroom (then
89 helping out), as long as the words "Libre/Open Hardware" are included in
90 the devroom title, and the VLSI and FPGA topics are included. NLnet
91 now sponsors dozens of hardware projects alone, and the google skywater
92 130nm project with e-fabless has produced a massive new innovative
93 community that simply did not exist last year. We are also happy for
94 other (smaller) devrooms to merge with this one.
95
96 Preferred slot: Full Day