cpu: Mark ExecContext::tcBase() as const
[gem5.git] / configs / common / Caches.py
1 # Copyright (c) 2012 ARM Limited
2 # All rights reserved.
3 #
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
12 #
13 # Copyright (c) 2006-2007 The Regents of The University of Michigan
14 # All rights reserved.
15 #
16 # Redistribution and use in source and binary forms, with or without
17 # modification, are permitted provided that the following conditions are
18 # met: redistributions of source code must retain the above copyright
19 # notice, this list of conditions and the following disclaimer;
20 # redistributions in binary form must reproduce the above copyright
21 # notice, this list of conditions and the following disclaimer in the
22 # documentation and/or other materials provided with the distribution;
23 # neither the name of the copyright holders nor the names of its
24 # contributors may be used to endorse or promote products derived from
25 # this software without specific prior written permission.
26 #
27 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
30 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
32 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
33 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
34 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
35 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
36 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38
39 from __future__ import print_function
40 from __future__ import absolute_import
41
42 from m5.defines import buildEnv
43 from m5.objects import *
44
45 # Base implementations of L1, L2, IO and TLB-walker caches. There are
46 # used in the regressions and also as base components in the
47 # system-configuration scripts. The values are meant to serve as a
48 # starting point, and specific parameters can be overridden in the
49 # specific instantiations.
50
51 class L1Cache(Cache):
52 assoc = 2
53 tag_latency = 2
54 data_latency = 2
55 response_latency = 2
56 mshrs = 4
57 tgts_per_mshr = 20
58
59 class L1_ICache(L1Cache):
60 is_read_only = True
61 # Writeback clean lines as well
62 writeback_clean = True
63
64 class L1_DCache(L1Cache):
65 pass
66
67 class L2Cache(Cache):
68 assoc = 8
69 tag_latency = 20
70 data_latency = 20
71 response_latency = 20
72 mshrs = 20
73 tgts_per_mshr = 12
74 write_buffers = 8
75
76 class IOCache(Cache):
77 assoc = 8
78 tag_latency = 50
79 data_latency = 50
80 response_latency = 50
81 mshrs = 20
82 size = '1kB'
83 tgts_per_mshr = 12
84
85 class PageTableWalkerCache(Cache):
86 assoc = 2
87 tag_latency = 2
88 data_latency = 2
89 response_latency = 2
90 mshrs = 10
91 size = '1kB'
92 tgts_per_mshr = 12
93
94 # the x86 table walker actually writes to the table-walker cache
95 if buildEnv['TARGET_ISA'] == 'x86':
96 is_read_only = False
97 else:
98 is_read_only = True
99 # Writeback clean lines as well
100 writeback_clean = True