misc: merge branch 'release-staging-v19.0.0.0' into develop
[gem5.git] / configs / common / CpuConfig.py
1 # Copyright (c) 2012, 2017-2018 ARM Limited
2 # All rights reserved.
3 #
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
12 #
13 # Redistribution and use in source and binary forms, with or without
14 # modification, are permitted provided that the following conditions are
15 # met: redistributions of source code must retain the above copyright
16 # notice, this list of conditions and the following disclaimer;
17 # redistributions in binary form must reproduce the above copyright
18 # notice, this list of conditions and the following disclaimer in the
19 # documentation and/or other materials provided with the distribution;
20 # neither the name of the copyright holders nor the names of its
21 # contributors may be used to endorse or promote products derived from
22 # this software without specific prior written permission.
23 #
24 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35
36 from __future__ import print_function
37 from __future__ import absolute_import
38
39 from m5 import fatal
40 import m5.objects
41
42 def config_etrace(cpu_cls, cpu_list, options):
43 if issubclass(cpu_cls, m5.objects.DerivO3CPU):
44 # Assign the same file name to all cpus for now. This must be
45 # revisited when creating elastic traces for multi processor systems.
46 for cpu in cpu_list:
47 # Attach the elastic trace probe listener. Set the protobuf trace
48 # file names. Set the dependency window size equal to the cpu it
49 # is attached to.
50 cpu.traceListener = m5.objects.ElasticTrace(
51 instFetchTraceFile = options.inst_trace_file,
52 dataDepTraceFile = options.data_trace_file,
53 depWindowSize = 3 * cpu.numROBEntries)
54 # Make the number of entries in the ROB, LQ and SQ very
55 # large so that there are no stalls due to resource
56 # limitation as such stalls will get captured in the trace
57 # as compute delay. For replay, ROB, LQ and SQ sizes are
58 # modelled in the Trace CPU.
59 cpu.numROBEntries = 512;
60 cpu.LQEntries = 128;
61 cpu.SQEntries = 128;
62 else:
63 fatal("%s does not support data dependency tracing. Use a CPU model of"
64 " type or inherited from DerivO3CPU.", cpu_cls)