1 # Copyright (c) 2010-2011 ARM Limited
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
13 # Copyright (c) 2006-2007 The Regents of The University of Michigan
14 # All rights reserved.
16 # Redistribution and use in source and binary forms, with or without
17 # modification, are permitted provided that the following conditions are
18 # met: redistributions of source code must retain the above copyright
19 # notice, this list of conditions and the following disclaimer;
20 # redistributions in binary form must reproduce the above copyright
21 # notice, this list of conditions and the following disclaimer in the
22 # documentation and/or other materials provided with the distribution;
23 # neither the name of the copyright holders nor the names of its
24 # contributors may be used to endorse or promote products derived from
25 # this software without specific prior written permission.
27 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
30 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
32 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
33 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
34 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
35 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
36 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
46 from m5
.defines
import buildEnv
47 from m5
.objects
import *
48 from m5
.util
import addToPath
, fatal
50 addToPath('../common')
52 from FSConfig
import *
53 from SysPaths
import *
54 from Benchmarks
import *
59 # Get paths we might need. It's expected this file is in m5/configs/example.
60 config_path
= os
.path
.dirname(os
.path
.abspath(__file__
))
61 config_root
= os
.path
.dirname(config_path
)
63 parser
= optparse
.OptionParser()
66 parser
.add_option("--timesync", action
="store_true",
67 help="Prevent simulated time from getting ahead of real time")
70 parser
.add_option("--kernel", action
="store", type="string")
71 parser
.add_option("--script", action
="store", type="string")
72 parser
.add_option("--frame-capture", action
="store_true",
73 help="Stores changed frame buffers from the VNC server to compressed "\
74 "files in the gem5 output directory")
76 if buildEnv
['TARGET_ISA'] == "arm":
77 parser
.add_option("--bare-metal", action
="store_true",
78 help="Provide the raw system without the linux specific bits")
79 parser
.add_option("--machine-type", action
="store", type="choice",
80 choices
=ArmMachineType
.map.keys(), default
="RealView_PBX")
82 parser
.add_option("--dual", action
="store_true",
83 help="Simulate two systems attached with an ethernet link")
84 parser
.add_option("-b", "--benchmark", action
="store", type="string",
86 help="Specify the benchmark to run. Available benchmarks: %s"\
90 parser
.add_option("--etherdump", action
="store", type="string", dest
="etherdump",
91 help="Specify the filename to dump a pcap capture of the" \
94 execfile(os
.path
.join(config_root
, "common", "Options.py"))
96 (options
, args
) = parser
.parse_args()
99 print "Error: script doesn't take any positional arguments"
102 # driver system CPU is always simple... note this is an assignment of
103 # a class, not an instance.
104 DriveCPUClass
= AtomicSimpleCPU
105 drive_mem_mode
= 'atomic'
107 # system under test can be any CPU
108 (TestCPUClass
, test_mem_mode
, FutureClass
) = Simulation
.setCPUClass(options
)
110 TestCPUClass
.clock
= '2GHz'
111 DriveCPUClass
.clock
= '2GHz'
113 if options
.benchmark
:
115 bm
= Benchmarks
[options
.benchmark
]
117 print "Error benchmark %s has not been defined." % options
.benchmark
118 print "Valid benchmarks are: %s" % DefinedBenchmarks
122 bm
= [SysConfig(), SysConfig()]
126 np
= options
.num_cpus
128 if buildEnv
['TARGET_ISA'] == "alpha":
129 test_sys
= makeLinuxAlphaSystem(test_mem_mode
, bm
[0])
130 elif buildEnv
['TARGET_ISA'] == "mips":
131 test_sys
= makeLinuxMipsSystem(test_mem_mode
, bm
[0])
132 elif buildEnv
['TARGET_ISA'] == "sparc":
133 test_sys
= makeSparcSystem(test_mem_mode
, bm
[0])
134 elif buildEnv
['TARGET_ISA'] == "x86":
135 test_sys
= makeLinuxX86System(test_mem_mode
, options
.num_cpus
, bm
[0])
136 setWorkCountOptions(test_sys
, options
)
137 elif buildEnv
['TARGET_ISA'] == "arm":
138 test_sys
= makeArmSystem(test_mem_mode
,
139 options
.machine_type
, bm
[0],
140 bare_metal
=options
.bare_metal
)
141 setWorkCountOptions(test_sys
, options
)
143 fatal("incapable of building non-alpha or non-sparc full system!")
145 if options
.kernel
is not None:
146 test_sys
.kernel
= binary(options
.kernel
)
148 if options
.script
is not None:
149 test_sys
.readfile
= options
.script
151 test_sys
.init_param
= options
.init_param
153 test_sys
.cpu
= [TestCPUClass(cpu_id
=i
) for i
in xrange(np
)]
155 CacheConfig
.config_cache(options
, test_sys
)
158 mem_size
= bm
[0].mem()
160 mem_size
= SysConfig().mem()
161 if options
.caches
or options
.l2cache
:
162 test_sys
.iocache
= IOCache(addr_range
=mem_size
)
163 test_sys
.iocache
.cpu_side
= test_sys
.iobus
.master
164 test_sys
.iocache
.mem_side
= test_sys
.membus
.slave
166 test_sys
.iobridge
= Bridge(delay
='50ns', nack_delay
='4ns',
167 ranges
= [AddrRange(mem_size
)])
168 test_sys
.iobridge
.slave
= test_sys
.iobus
.master
169 test_sys
.iobridge
.master
= test_sys
.membus
.slave
173 test_sys
.cpu
[i
].physmem_port
= test_sys
.physmem
.port
175 if buildEnv
['TARGET_ISA'] == 'mips':
176 setMipsOptions(TestCPUClass
)
179 if buildEnv
['TARGET_ISA'] == 'alpha':
180 drive_sys
= makeLinuxAlphaSystem(drive_mem_mode
, bm
[1])
181 elif buildEnv
['TARGET_ISA'] == 'mips':
182 drive_sys
= makeLinuxMipsSystem(drive_mem_mode
, bm
[1])
183 elif buildEnv
['TARGET_ISA'] == 'sparc':
184 drive_sys
= makeSparcSystem(drive_mem_mode
, bm
[1])
185 elif buildEnv
['TARGET_ISA'] == 'x86':
186 drive_sys
= makeX86System(drive_mem_mode
, np
, bm
[1])
187 elif buildEnv
['TARGET_ISA'] == 'arm':
188 drive_sys
= makeArmSystem(drive_mem_mode
, options
.machine_type
, bm
[1])
190 drive_sys
.cpu
= DriveCPUClass(cpu_id
=0)
191 drive_sys
.cpu
.connectAllPorts(drive_sys
.membus
)
193 drive_sys
.cpu
.physmem_port
= drive_sys
.physmem
.port
194 if options
.kernel
is not None:
195 drive_sys
.kernel
= binary(options
.kernel
)
196 drive_sys
.iobridge
= Bridge(delay
='50ns', nack_delay
='4ns',
197 ranges
= [AddrRange(bm
[1].mem())])
198 drive_sys
.iobridge
.slave
= drive_sys
.iobus
.port
199 drive_sys
.iobridge
.master
= drive_sys
.membus
.port
201 drive_sys
.init_param
= options
.init_param
202 root
= makeDualRoot(True, test_sys
, drive_sys
, options
.etherdump
)
204 root
= Root(full_system
=True, system
=test_sys
)
206 print "Error I don't know how to create more than 2 systems."
210 root
.time_sync_enable
= True
212 if options
.frame_capture
:
213 VncServer
.frame_capture
= True
215 Simulation
.run(options
, root
, test_sys
, FutureClass
)