2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29 #ifndef __CPU_BASE_HH__
30 #define __CPU_BASE_HH__
34 #include "base/statistics.hh"
35 #include "config/full_system.hh"
36 #include "cpu/sampler/sampler.hh"
37 #include "sim/eventq.hh"
38 #include "sim/sim_object.hh"
39 #include "arch/isa_traits.hh"
42 namespace Kernel { class Statistics; }
46 class BaseCPU : public SimObject
49 // CPU's clock period in terms of the number of ticks of curTime.
53 inline Tick frequency() const { return Clock::Frequency / clock; }
54 inline Tick cycles(int numCycles) const { return clock * numCycles; }
55 inline Tick curCycle() const { return curTick / clock; }
59 uint64_t interrupts[TheISA::NumInterruptLevels];
63 virtual void post_interrupt(int int_num, int index);
64 virtual void clear_interrupt(int int_num, int index);
65 virtual void clear_interrupts();
68 bool check_interrupt(int int_num) const {
69 if (int_num > TheISA::NumInterruptLevels)
70 panic("int_num out of bounds\n");
72 return interrupts[int_num] != 0;
75 bool check_interrupts() const { return intstatus != 0; }
76 uint64_t intr_status() const { return intstatus; }
78 class ProfileEvent : public Event
85 ProfileEvent(BaseCPU *cpu, int interval);
88 ProfileEvent *profileEvent;
92 std::vector<ExecContext *> execContexts;
96 /// Notify the CPU that the indicated context is now active. The
97 /// delay parameter indicates the number of ticks to wait before
98 /// executing (typically 0 or 1).
99 virtual void activateContext(int thread_num, int delay) {}
101 /// Notify the CPU that the indicated context is now suspended.
102 virtual void suspendContext(int thread_num) {}
104 /// Notify the CPU that the indicated context is now deallocated.
105 virtual void deallocateContext(int thread_num) {}
107 /// Notify the CPU that the indicated context is now halted.
108 virtual void haltContext(int thread_num) {}
115 bool deferRegistration;
116 Counter max_insts_any_thread;
117 Counter max_insts_all_threads;
118 Counter max_loads_any_thread;
119 Counter max_loads_all_threads;
122 Tick functionTraceStart;
132 const Params *params;
134 BaseCPU(Params *params);
138 virtual void startup();
139 virtual void regStats();
141 virtual void activateWhenReady(int tid) {};
143 void registerExecContexts();
145 /// Prepare for another CPU to take over execution. When it is
146 /// is ready (drained pipe) it signals the sampler.
147 virtual void switchOut(Sampler *);
149 /// Take over execution from the given CPU. Used for warm-up and
151 virtual void takeOverFrom(BaseCPU *);
154 * Number of threads we're actually simulating (<= SMT_MAX_THREADS).
155 * This is a constant for the duration of the simulation.
157 int number_of_threads;
160 * Vector of per-thread instruction-based event queues. Used for
161 * scheduling events based on number of instructions committed by
162 * a particular thread.
164 EventQueue **comInstEventQueue;
167 * Vector of per-thread load-based event queues. Used for
168 * scheduling events based on number of loads committed by
169 *a particular thread.
171 EventQueue **comLoadEventQueue;
177 * Serialize this object to the given output stream.
178 * @param os The stream to serialize to.
180 virtual void serialize(std::ostream &os);
183 * Reconstruct the state of this object from a checkpoint.
184 * @param cp The checkpoint use.
185 * @param section The section name of this object
187 virtual void unserialize(Checkpoint *cp, const std::string §ion);
192 * Return pointer to CPU's branch predictor (NULL if none).
193 * @return Branch predictor pointer.
195 virtual BranchPred *getBranchPred() { return NULL; };
197 virtual Counter totalInstructions() const { return 0; }
201 bool functionTracingEnabled;
202 std::ostream *functionTraceStream;
203 Addr currentFunctionStart;
204 Addr currentFunctionEnd;
205 Tick functionEntryTick;
206 void enableFunctionTrace();
207 void traceFunctionsInternal(Addr pc);
210 void traceFunctions(Addr pc)
212 if (functionTracingEnabled)
213 traceFunctionsInternal(pc);
217 static std::vector<BaseCPU *> cpuList; //!< Static global cpu list
220 static int numSimulatedCPUs() { return cpuList.size(); }
221 static Counter numSimulatedInstructions()
225 int size = cpuList.size();
226 for (int i = 0; i < size; ++i)
227 total += cpuList[i]->totalInstructions();
233 // Number of CPU cycles simulated
234 Stats::Scalar<> numCycles;
237 Kernel::Statistics *kernelStats;
241 #endif // __CPU_BASE_HH__