2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29 #ifndef __CPU_BASE_HH__
30 #define __CPU_BASE_HH__
34 #include "base/statistics.hh"
35 #include "cpu/sampler/sampler.hh"
36 #include "sim/eventq.hh"
37 #include "sim/sim_object.hh"
38 #include "targetarch/isa_traits.hh"
47 class BaseCPU : public SimObject
50 // CPU's clock period in terms of the number of ticks of curTime.
54 inline Tick frequency() const { return Clock::Frequency / clock; }
55 inline Tick cycles(int numCycles) const { return clock * numCycles; }
56 inline Tick curCycle() const { return curTick / clock; }
60 uint64_t interrupts[NumInterruptLevels];
64 virtual void post_interrupt(int int_num, int index);
65 virtual void clear_interrupt(int int_num, int index);
66 virtual void clear_interrupts();
69 bool check_interrupt(int int_num) const {
70 if (int_num > NumInterruptLevels)
71 panic("int_num out of bounds\n");
73 return interrupts[int_num] != 0;
76 bool check_interrupts() const { return intstatus != 0; }
77 uint64_t intr_status() const { return intstatus; }
81 std::vector<ExecContext *> execContexts;
85 /// Notify the CPU that the indicated context is now active. The
86 /// delay parameter indicates the number of ticks to wait before
87 /// executing (typically 0 or 1).
88 virtual void activateContext(int thread_num, int delay) {}
90 /// Notify the CPU that the indicated context is now suspended.
91 virtual void suspendContext(int thread_num) {}
93 /// Notify the CPU that the indicated context is now deallocated.
94 virtual void deallocateContext(int thread_num) {}
96 /// Notify the CPU that the indicated context is now halted.
97 virtual void haltContext(int thread_num) {}
104 bool deferRegistration;
105 Counter max_insts_any_thread;
106 Counter max_insts_all_threads;
107 Counter max_loads_any_thread;
108 Counter max_loads_all_threads;
111 Tick functionTraceStart;
118 const Params *params;
120 BaseCPU(Params *params);
124 virtual void regStats();
126 void registerExecContexts();
128 /// Prepare for another CPU to take over execution. When it is
129 /// is ready (drained pipe) it signals the sampler.
130 virtual void switchOut(Sampler *);
132 /// Take over execution from the given CPU. Used for warm-up and
134 virtual void takeOverFrom(BaseCPU *);
137 * Number of threads we're actually simulating (<= SMT_MAX_THREADS).
138 * This is a constant for the duration of the simulation.
140 int number_of_threads;
143 * Vector of per-thread instruction-based event queues. Used for
144 * scheduling events based on number of instructions committed by
145 * a particular thread.
147 EventQueue **comInstEventQueue;
150 * Vector of per-thread load-based event queues. Used for
151 * scheduling events based on number of loads committed by
152 *a particular thread.
154 EventQueue **comLoadEventQueue;
160 * Serialize this object to the given output stream.
161 * @param os The stream to serialize to.
163 virtual void serialize(std::ostream &os);
166 * Reconstruct the state of this object from a checkpoint.
167 * @param cp The checkpoint use.
168 * @param section The section name of this object
170 virtual void unserialize(Checkpoint *cp, const std::string §ion);
175 * Return pointer to CPU's branch predictor (NULL if none).
176 * @return Branch predictor pointer.
178 virtual BranchPred *getBranchPred() { return NULL; };
180 virtual Counter totalInstructions() const { return 0; }
184 bool functionTracingEnabled;
185 std::ostream *functionTraceStream;
186 Addr currentFunctionStart;
187 Addr currentFunctionEnd;
188 Tick functionEntryTick;
189 void enableFunctionTrace();
190 void traceFunctionsInternal(Addr pc);
193 void traceFunctions(Addr pc)
195 if (functionTracingEnabled)
196 traceFunctionsInternal(pc);
200 static std::vector<BaseCPU *> cpuList; //!< Static global cpu list
203 static int numSimulatedCPUs() { return cpuList.size(); }
204 static Counter numSimulatedInstructions()
208 int size = cpuList.size();
209 for (int i = 0; i < size; ++i)
210 total += cpuList[i]->totalInstructions();
216 // Number of CPU cycles simulated
217 Stats::Scalar<> numCycles;
220 #endif // __CPU_BASE_HH__