(no commit message)
[libreriscv.git] / docs / SOC / index.mdwn
1 The SOC is designed to be compliant with POWER 3.0B with somewhere near
2 300 instructions excluding Vector instructions.
3
4 # Decoder
5
6 The page on the decoder is here: [[architecture/decoder]]