1 <!DOCTYPE HTML PUBLIC
"-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
4 <meta http-equiv=
"content-type" content=
"text/html; charset=utf-8">
5 <title>Mesa Release Notes
</title>
6 <link rel=
"stylesheet" type=
"text/css" href=
"../mesa.css">
11 <h1>The Mesa
3D Graphics Library
</h1>
14 <iframe src=
"../contents.html"></iframe>
17 <h1>Mesa
10.5.5 Release Notes / May
11,
2015</h1>
20 Mesa
10.5.5 is a bug fix release which fixes bugs found since the
10.5.4 release.
23 Mesa
10.5.5 implements the OpenGL
3.3 API, but the version reported by
24 glGetString(GL_VERSION) or glGetIntegerv(GL_MAJOR_VERSION) /
25 glGetIntegerv(GL_MINOR_VERSION) depends on the particular driver being used.
26 Some drivers don't support all the features required in OpenGL
3.3. OpenGL
27 3.3 is
<strong>only
</strong> available if requested at context creation
28 because compatibility contexts are not supported.
32 <h2>SHA256 checksums
</h2>
43 <p>This list is likely incomplete.
</p>
47 <li><a href=
"https://bugs.freedesktop.org/show_bug.cgi?id=88521">Bug
88521</a> - GLBenchmark
2.7 TRex renders with artifacts on Gen8 with !UXA
</li>
49 <li><a href=
"https://bugs.freedesktop.org/show_bug.cgi?id=89455">Bug
89455</a> - [NVC0/Gallium] Unigine Heaven black and white boxes
</li>
51 <li><a href=
"https://bugs.freedesktop.org/show_bug.cgi?id=89689">Bug
89689</a> - [Regression] Weston on DRM backend won't start with new version of mesa
</li>
53 <li><a href=
"https://bugs.freedesktop.org/show_bug.cgi?id=90130">Bug
90130</a> - gl_PrimitiveId seems to reset at
340</li>
60 <p>Boyan Ding (
1):
</p>
62 <li>i965: Add XRGB8888 format to intel_screen_make_configs
</li>
65 <p>Emil Velikov (
3):
</p>
67 <li>docs: Add sha256 sums for the
10.5.4 release
</li>
68 <li>r300: do not link against libdrm_intel
</li>
69 <li>Update version to
10.5.5</li>
72 <p>Ilia Mirkin (
4):
</p>
74 <li>nvc0/ir: flush denorms to zero in non-compute shaders
</li>
75 <li>gk110/ir: fix set with a register dest to not auto-set the abs flag
</li>
76 <li>nvc0/ir: fix predicated PFETCH emission
</li>
77 <li>nv50/ir: fix asFlow() const helper for OP_JOIN
</li>
80 <p>Kenneth Graunke (
2):
</p>
82 <li>i965: Make intel_emit_linear_blit handle Gen8+ alignment restrictions.
</li>
83 <li>i965: Disallow linear blits that are not cacheline aligned.
</li>
86 <p>Roland Scheidegger (
1):
</p>
88 <li>draw: fix prim ids when there's no gs
</li>