projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
fixed signdness detection for expressions with reals
[yosys.git] / frontends / ast / genrtlil.cc
1 /*
2 * yosys -- Yosys Open SYnthesis Suite
3 *
4 * Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
5 *
6 * Permission to use, copy, modify, and/or distribute this software for any
7 * purpose with or without fee is hereby granted, provided that the above
8 * copyright notice and this permission notice appear in all copies.
9 *
10 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
11 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
12 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
13 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
14 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
15 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
16 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
17 *
18 * ---
19 *
20 * This is the AST frontend library.
21 *
22 * The AST frontend library is not a frontend on it's own but provides a
23 * generic abstract syntax tree (AST) abstraction for HDL code and can be
24 * used by HDL frontends. See "ast.h" for an overview of the API and the
25 * Verilog frontend for an usage example.
26 *
27 */
28
29 #include "kernel/log.h"
30 #include "libs/sha1/sha1.h"
31 #include "ast.h"
32
33 #include <sstream>
34 #include <stdarg.h>
35 #include <assert.h>
36 #include <algorithm>
37
38 using namespace AST;
39 using namespace AST_INTERNAL;
40
41 // helper function for creating RTLIL code for unary operations
42 static RTLIL::SigSpec uniop2rtlil(AstNode *that, std::string type, int result_width, const RTLIL::SigSpec &arg, bool gen_attributes = true)
43 {
44 std::stringstream sstr;
45 sstr << type << "$" << that->filename << ":" << that->linenum << "$" << (RTLIL::autoidx++);
46
47 RTLIL::Cell *cell = new RTLIL::Cell;
48 cell->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
49 cell->name = sstr.str();
50 cell->type = type;
51 current_module->cells[cell->name] = cell;
52
53 RTLIL::Wire *wire = new RTLIL::Wire;
54 wire->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
55 wire->name = cell->name + "_Y";
56 wire->width = result_width;
57 current_module->wires[wire->name] = wire;
58
59 RTLIL::SigChunk chunk;
60 chunk.wire = wire;
61 chunk.width = wire->width;
62 chunk.offset = 0;
63
64 RTLIL::SigSpec sig;
65 sig.chunks.push_back(chunk);
66 sig.width = chunk.width;
67
68 if (gen_attributes)
69 for (auto &attr : that->attributes) {
70 if (attr.second->type != AST_CONSTANT)
71 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
72 attr.first.c_str(), that->filename.c_str(), that->linenum);
73 cell->attributes[attr.first] = attr.second->asAttrConst();
74 }
75
76 cell->parameters["\\A_SIGNED"] = RTLIL::Const(that->children[0]->is_signed);
77 cell->parameters["\\A_WIDTH"] = RTLIL::Const(arg.width);
78 cell->connections["\\A"] = arg;
79
80 cell->parameters["\\Y_WIDTH"] = result_width;
81 cell->connections["\\Y"] = sig;
82 return sig;
83 }
84
85 // helper function for extending bit width (preferred over SigSpec::extend() because of correct undef propagation in ConstEval)
86 static void widthExtend(AstNode *that, RTLIL::SigSpec &sig, int width, bool is_signed, std::string celltype)
87 {
88 if (width <= sig.width) {
89 sig.extend(width, is_signed);
90 return;
91 }
92
93 std::stringstream sstr;
94 sstr << "$extend" << "$" << that->filename << ":" << that->linenum << "$" << (RTLIL::autoidx++);
95
96 RTLIL::Cell *cell = new RTLIL::Cell;
97 cell->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
98 cell->name = sstr.str();
99 cell->type = celltype;
100 current_module->cells[cell->name] = cell;
101
102 RTLIL::Wire *wire = new RTLIL::Wire;
103 wire->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
104 wire->name = cell->name + "_Y";
105 wire->width = width;
106 current_module->wires[wire->name] = wire;
107
108 RTLIL::SigChunk chunk;
109 chunk.wire = wire;
110 chunk.width = wire->width;
111 chunk.offset = 0;
112
113 RTLIL::SigSpec new_sig;
114 new_sig.chunks.push_back(chunk);
115 new_sig.width = chunk.width;
116
117 if (that != NULL)
118 for (auto &attr : that->attributes) {
119 if (attr.second->type != AST_CONSTANT)
120 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
121 attr.first.c_str(), that->filename.c_str(), that->linenum);
122 cell->attributes[attr.first] = attr.second->asAttrConst();
123 }
124
125 cell->parameters["\\A_SIGNED"] = RTLIL::Const(is_signed);
126 cell->parameters["\\A_WIDTH"] = RTLIL::Const(sig.width);
127 cell->connections["\\A"] = sig;
128
129 cell->parameters["\\Y_WIDTH"] = width;
130 cell->connections["\\Y"] = new_sig;
131 sig = new_sig;
132 }
133
134 // helper function for creating RTLIL code for binary operations
135 static RTLIL::SigSpec binop2rtlil(AstNode *that, std::string type, int result_width, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)
136 {
137 std::stringstream sstr;
138 sstr << type << "$" << that->filename << ":" << that->linenum << "$" << (RTLIL::autoidx++);
139
140 RTLIL::Cell *cell = new RTLIL::Cell;
141 cell->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
142 cell->name = sstr.str();
143 cell->type = type;
144 current_module->cells[cell->name] = cell;
145
146 RTLIL::Wire *wire = new RTLIL::Wire;
147 wire->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
148 wire->name = cell->name + "_Y";
149 wire->width = result_width;
150 current_module->wires[wire->name] = wire;
151
152 RTLIL::SigChunk chunk;
153 chunk.wire = wire;
154 chunk.width = wire->width;
155 chunk.offset = 0;
156
157 RTLIL::SigSpec sig;
158 sig.chunks.push_back(chunk);
159 sig.width = chunk.width;
160
161 for (auto &attr : that->attributes) {
162 if (attr.second->type != AST_CONSTANT)
163 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
164 attr.first.c_str(), that->filename.c_str(), that->linenum);
165 cell->attributes[attr.first] = attr.second->asAttrConst();
166 }
167
168 cell->parameters["\\A_SIGNED"] = RTLIL::Const(that->children[0]->is_signed);
169 cell->parameters["\\B_SIGNED"] = RTLIL::Const(that->children[1]->is_signed);
170
171 cell->parameters["\\A_WIDTH"] = RTLIL::Const(left.width);
172 cell->parameters["\\B_WIDTH"] = RTLIL::Const(right.width);
173
174 cell->connections["\\A"] = left;
175 cell->connections["\\B"] = right;
176
177 cell->parameters["\\Y_WIDTH"] = result_width;
178 cell->connections["\\Y"] = sig;
179 return sig;
180 }
181
182 // helper function for creating RTLIL code for multiplexers
183 static RTLIL::SigSpec mux2rtlil(AstNode *that, const RTLIL::SigSpec &cond, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)
184 {
185 assert(cond.width == 1);
186
187 std::stringstream sstr;
188 sstr << "$ternary$" << that->filename << ":" << that->linenum << "$" << (RTLIL::autoidx++);
189
190 RTLIL::Cell *cell = new RTLIL::Cell;
191 cell->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
192 cell->name = sstr.str();
193 cell->type = "$mux";
194 current_module->cells[cell->name] = cell;
195
196 RTLIL::Wire *wire = new RTLIL::Wire;
197 wire->attributes["\\src"] = stringf("%s:%d", that->filename.c_str(), that->linenum);
198 wire->name = cell->name + "_Y";
199 wire->width = left.width;
200 current_module->wires[wire->name] = wire;
201
202 RTLIL::SigChunk chunk;
203 chunk.wire = wire;
204 chunk.width = wire->width;
205 chunk.offset = 0;
206
207 RTLIL::SigSpec sig;
208 sig.chunks.push_back(chunk);
209 sig.width = chunk.width;
210
211 for (auto &attr : that->attributes) {
212 if (attr.second->type != AST_CONSTANT)
213 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
214 attr.first.c_str(), that->filename.c_str(), that->linenum);
215 cell->attributes[attr.first] = attr.second->asAttrConst();
216 }
217
218 cell->parameters["\\WIDTH"] = RTLIL::Const(left.width);
219
220 cell->connections["\\A"] = right;
221 cell->connections["\\B"] = left;
222 cell->connections["\\S"] = cond;
223 cell->connections["\\Y"] = sig;
224
225 return sig;
226 }
227
228 // helper class for converting AST always nodes to RTLIL processes
229 struct AST_INTERNAL::ProcessGenerator
230 {
231 // input and output structures
232 AstNode *always;
233 RTLIL::SigSpec initSyncSignals;
234 RTLIL::Process *proc;
235 const RTLIL::SigSpec &outputSignals;
236
237 // This always points to the RTLIL::CaseRule beeing filled at the moment
238 RTLIL::CaseRule *current_case;
239
240 // This two variables contain the replacement pattern to be used in the right hand side
241 // of an assignment. E.g. in the code "foo = bar; foo = func(foo);" the foo in the right
242 // hand side of the 2nd assignment needs to be replace with the temporary signal holding
243 // the value assigned in the first assignment. So when the first assignement is processed
244 // the according information is appended to subst_rvalue_from and subst_rvalue_to.
245 RTLIL::SigSpec subst_rvalue_from, subst_rvalue_to;
246
247 // This two variables contain the replacement pattern to be used in the left hand side
248 // of an assignment. E.g. in the code "always @(posedge clk) foo <= bar" the signal bar
249 // should not be connected to the signal foo. Instead it must be connected to the temporary
250 // signal that is used as input for the register that drives the signal foo.
251 RTLIL::SigSpec subst_lvalue_from, subst_lvalue_to;
252
253 // The code here generates a number of temprorary signal for each output register. This
254 // map helps generating nice numbered names for all this temporary signals.
255 std::map<RTLIL::Wire*, int> new_temp_count;
256
257 // Buffer for generating the init action
258 RTLIL::SigSpec init_lvalue, init_rvalue;
259
260 ProcessGenerator(AstNode *always, RTLIL::SigSpec initSyncSignalsArg = RTLIL::SigSpec()) : always(always), initSyncSignals(initSyncSignalsArg), outputSignals(subst_lvalue_from)
261 {
262 // generate process and simple root case
263 proc = new RTLIL::Process;
264 proc->attributes["\\src"] = stringf("%s:%d", always->filename.c_str(), always->linenum);
265 proc->name = stringf("$proc$%s:%d$%d", always->filename.c_str(), always->linenum, RTLIL::autoidx++);
266 for (auto &attr : always->attributes) {
267 if (attr.second->type != AST_CONSTANT)
268 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
269 attr.first.c_str(), always->filename.c_str(), always->linenum);
270 proc->attributes[attr.first] = attr.second->asAttrConst();
271 }
272 current_module->processes[proc->name] = proc;
273 current_case = &proc->root_case;
274
275 // create initial temporary signal for all output registers
276 collect_lvalues(subst_lvalue_from, always, true, true);
277 subst_lvalue_to = new_temp_signal(subst_lvalue_from);
278
279 bool found_anyedge_syncs = false;
280 for (auto child : always->children)
281 if (child->type == AST_EDGE)
282 found_anyedge_syncs = true;
283
284 if (found_anyedge_syncs) {
285 log("Note: Assuming pure combinatorial block at %s:%d in\n", always->filename.c_str(), always->linenum);
286 log("compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending\n");
287 log("use of @* instead of @(...) for better match of synthesis and simulation.\n");
288 }
289
290 // create syncs for the process
291 bool found_clocked_sync = false;
292 for (auto child : always->children)
293 if (child->type == AST_POSEDGE || child->type == AST_NEGEDGE) {
294 found_clocked_sync = true;
295 if (found_anyedge_syncs)
296 log_error("Found non-synthesizable event list at %s:%d!\n", always->filename.c_str(), always->linenum);
297 RTLIL::SyncRule *syncrule = new RTLIL::SyncRule;
298 syncrule->type = child->type == AST_POSEDGE ? RTLIL::STp : RTLIL::STn;
299 syncrule->signal = child->children[0]->genRTLIL();
300 addChunkActions(syncrule->actions, subst_lvalue_from, subst_lvalue_to, true);
301 proc->syncs.push_back(syncrule);
302 }
303 if (proc->syncs.empty()) {
304 RTLIL::SyncRule *syncrule = new RTLIL::SyncRule;
305 syncrule->type = RTLIL::STa;
306 syncrule->signal = RTLIL::SigSpec();
307 addChunkActions(syncrule->actions, subst_lvalue_from, subst_lvalue_to, true);
308 proc->syncs.push_back(syncrule);
309 }
310
311 // create initial assignments for the temporary signals
312 if ((flag_nolatches || always->get_bool_attribute("\\nolatches") || current_module->get_bool_attribute("\\nolatches")) && !found_clocked_sync) {
313 subst_rvalue_from = subst_lvalue_from;
314 subst_rvalue_to = RTLIL::SigSpec(RTLIL::State::Sx, subst_rvalue_from.width);
315 } else {
316 addChunkActions(current_case->actions, subst_lvalue_to, subst_lvalue_from);
317 }
318
319 // process the AST
320 for (auto child : always->children)
321 if (child->type == AST_BLOCK)
322 processAst(child);
323
324 if (initSyncSignals.width > 0)
325 {
326 RTLIL::SyncRule *sync = new RTLIL::SyncRule;
327 sync->type = RTLIL::SyncType::STi;
328 proc->syncs.push_back(sync);
329
330 assert(init_lvalue.width == init_rvalue.width);
331 init_lvalue.optimize();
332 init_rvalue.optimize();
333
334 int offset = 0;
335 for (size_t i = 0; i < init_lvalue.chunks.size(); i++) {
336 RTLIL::SigSpec lhs = init_lvalue.chunks[i];
337 RTLIL::SigSpec rhs = init_rvalue.extract(offset, init_lvalue.chunks[i].width);
338 sync->actions.push_back(RTLIL::SigSig(lhs, rhs));
339 offset += lhs.width;
340 }
341 }
342 }
343
344 // create new temporary signals
345 RTLIL::SigSpec new_temp_signal(RTLIL::SigSpec sig)
346 {
347 sig.optimize();
348 for (size_t i = 0; i < sig.chunks.size(); i++)
349 {
350 RTLIL::SigChunk &chunk = sig.chunks[i];
351 if (chunk.wire == NULL)
352 continue;
353
354 RTLIL::Wire *wire = new RTLIL::Wire;
355 wire->attributes["\\src"] = stringf("%s:%d", always->filename.c_str(), always->linenum);
356 do {
357 wire->name = stringf("$%d%s[%d:%d]", new_temp_count[chunk.wire]++,
358 chunk.wire->name.c_str(), chunk.width+chunk.offset-1, chunk.offset);;
359 if (chunk.wire->name.find('$') != std::string::npos)
360 wire->name += stringf("$%d", RTLIL::autoidx++);
361 } while (current_module->wires.count(wire->name) > 0);
362 wire->width = chunk.width;
363 current_module->wires[wire->name] = wire;
364
365 chunk.wire = wire;
366 chunk.offset = 0;
367 }
368 return sig;
369 }
370
371 // recursively traverse the AST an collect all assigned signals
372 void collect_lvalues(RTLIL::SigSpec &reg, AstNode *ast, bool type_eq, bool type_le, bool run_sort_and_unify = true)
373 {
374 switch (ast->type)
375 {
376 case AST_CASE:
377 for (auto child : ast->children)
378 if (child != ast->children[0]) {
379 assert(child->type == AST_COND);
380 collect_lvalues(reg, child, type_eq, type_le, false);
381 }
382 break;
383
384 case AST_COND:
385 case AST_ALWAYS:
386 case AST_INITIAL:
387 for (auto child : ast->children)
388 if (child->type == AST_BLOCK)
389 collect_lvalues(reg, child, type_eq, type_le, false);
390 break;
391
392 case AST_BLOCK:
393 for (auto child : ast->children) {
394 if (child->type == AST_ASSIGN_EQ && type_eq)
395 reg.append(child->children[0]->genRTLIL());
396 if (child->type == AST_ASSIGN_LE && type_le)
397 reg.append(child->children[0]->genRTLIL());
398 if (child->type == AST_CASE || child->type == AST_BLOCK)
399 collect_lvalues(reg, child, type_eq, type_le, false);
400 }
401 break;
402
403 default:
404 assert(0);
405 }
406
407 if (run_sort_and_unify)
408 reg.sort_and_unify();
409 }
410
411 // remove all assignments to the given signal pattern in a case and all its children.
412 // e.g. when the last statement in the code "a = 23; if (b) a = 42; a = 0;" is processed this
413 // function is called to clean up the first two assignments as they are overwritten by
414 // the third assignment.
415 void removeSignalFromCaseTree(RTLIL::SigSpec pattern, RTLIL::CaseRule *cs)
416 {
417 for (auto it = cs->actions.begin(); it != cs->actions.end(); it++)
418 it->first.remove2(pattern, &it->second);
419
420 for (auto it = cs->switches.begin(); it != cs->switches.end(); it++)
421 for (auto it2 = (*it)->cases.begin(); it2 != (*it)->cases.end(); it2++)
422 removeSignalFromCaseTree(pattern, *it2);
423 }
424
425 // add an assignment (aka "action") but split it up in chunks. this way huge assignments
426 // are avoided and the generated $mux cells have a more "natural" size.
427 void addChunkActions(std::vector<RTLIL::SigSig> &actions, RTLIL::SigSpec lvalue, RTLIL::SigSpec rvalue, bool inSyncRule = false)
428 {
429 if (inSyncRule && initSyncSignals.width > 0) {
430 init_lvalue.append(lvalue.extract(initSyncSignals));
431 init_rvalue.append(lvalue.extract(initSyncSignals, &rvalue));
432 lvalue.remove2(initSyncSignals, &rvalue);
433 }
434 assert(lvalue.width == rvalue.width);
435 lvalue.optimize();
436 rvalue.optimize();
437
438 int offset = 0;
439 for (size_t i = 0; i < lvalue.chunks.size(); i++) {
440 RTLIL::SigSpec lhs = lvalue.chunks[i];
441 RTLIL::SigSpec rhs = rvalue.extract(offset, lvalue.chunks[i].width);
442 if (inSyncRule && lvalue.chunks[i].wire && lvalue.chunks[i].wire->get_bool_attribute("\\nosync"))
443 rhs = RTLIL::SigSpec(RTLIL::State::Sx, rhs.width);
444 actions.push_back(RTLIL::SigSig(lhs, rhs));
445 offset += lhs.width;
446 }
447 }
448
449 // recursively process the AST and fill the RTLIL::Process
450 void processAst(AstNode *ast)
451 {
452 switch (ast->type)
453 {
454 case AST_BLOCK:
455 for (auto child : ast->children)
456 processAst(child);
457 break;
458
459 case AST_ASSIGN_EQ:
460 case AST_ASSIGN_LE:
461 {
462 RTLIL::SigSpec unmapped_lvalue = ast->children[0]->genRTLIL(), lvalue = unmapped_lvalue;
463 RTLIL::SigSpec rvalue = ast->children[1]->genWidthRTLIL(lvalue.width, &subst_rvalue_from, &subst_rvalue_to);
464 lvalue.replace(subst_lvalue_from, subst_lvalue_to);
465
466 if (ast->type == AST_ASSIGN_EQ) {
467 subst_rvalue_from.remove2(unmapped_lvalue, &subst_rvalue_to);
468 subst_rvalue_from.append(unmapped_lvalue);
469 subst_rvalue_from.optimize();
470 subst_rvalue_to.append(rvalue);
471 subst_rvalue_to.optimize();
472 }
473
474 removeSignalFromCaseTree(lvalue, current_case);
475 current_case->actions.push_back(RTLIL::SigSig(lvalue, rvalue));
476 }
477 break;
478
479 case AST_CASE:
480 {
481 RTLIL::SwitchRule *sw = new RTLIL::SwitchRule;
482 sw->signal = ast->children[0]->genWidthRTLIL(-1, &subst_rvalue_from, &subst_rvalue_to);
483 current_case->switches.push_back(sw);
484
485 for (auto &attr : ast->attributes) {
486 if (attr.second->type != AST_CONSTANT)
487 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
488 attr.first.c_str(), ast->filename.c_str(), ast->linenum);
489 sw->attributes[attr.first] = attr.second->asAttrConst();
490 }
491
492 RTLIL::SigSpec this_case_eq_lvalue;
493 collect_lvalues(this_case_eq_lvalue, ast, true, false);
494
495 RTLIL::SigSpec this_case_eq_ltemp = new_temp_signal(this_case_eq_lvalue);
496
497 RTLIL::SigSpec this_case_eq_rvalue = this_case_eq_lvalue;
498 this_case_eq_rvalue.replace(subst_rvalue_from, subst_rvalue_to);
499
500 RTLIL::SigSpec backup_subst_lvalue_from = subst_lvalue_from;
501 RTLIL::SigSpec backup_subst_lvalue_to = subst_lvalue_to;
502
503 RTLIL::SigSpec backup_subst_rvalue_from = subst_rvalue_from;
504 RTLIL::SigSpec backup_subst_rvalue_to = subst_rvalue_to;
505
506 RTLIL::CaseRule *default_case = NULL;
507 RTLIL::CaseRule *last_generated_case = NULL;
508 for (auto child : ast->children)
509 {
510 if (child == ast->children[0])
511 continue;
512 assert(child->type == AST_COND);
513
514 subst_lvalue_from = backup_subst_lvalue_from;
515 subst_lvalue_to = backup_subst_lvalue_to;
516
517 subst_rvalue_from = backup_subst_rvalue_from;
518 subst_rvalue_to = backup_subst_rvalue_to;
519
520 subst_lvalue_from.remove2(this_case_eq_lvalue, &subst_lvalue_to);
521 subst_lvalue_from.append(this_case_eq_lvalue);
522 subst_lvalue_from.optimize();
523 subst_lvalue_to.append(this_case_eq_ltemp);
524 subst_lvalue_to.optimize();
525
526 RTLIL::CaseRule *backup_case = current_case;
527 current_case = new RTLIL::CaseRule;
528 last_generated_case = current_case;
529 addChunkActions(current_case->actions, this_case_eq_ltemp, this_case_eq_rvalue);
530 for (auto node : child->children) {
531 if (node->type == AST_DEFAULT)
532 default_case = current_case;
533 else if (node->type == AST_BLOCK)
534 processAst(node);
535 else
536 current_case->compare.push_back(node->genWidthRTLIL(sw->signal.width, &subst_rvalue_from, &subst_rvalue_to));
537 }
538 if (default_case != current_case)
539 sw->cases.push_back(current_case);
540 else
541 log_assert(current_case->compare.size() == 0);
542 current_case = backup_case;
543 }
544
545 if (last_generated_case != NULL && ast->get_bool_attribute("\\full_case") && default_case == NULL) {
546 last_generated_case->compare.clear();
547 } else {
548 if (default_case == NULL) {
549 default_case = new RTLIL::CaseRule;
550 addChunkActions(default_case->actions, this_case_eq_ltemp, this_case_eq_rvalue);
551 }
552 sw->cases.push_back(default_case);
553 }
554
555 subst_lvalue_from = backup_subst_lvalue_from;
556 subst_lvalue_to = backup_subst_lvalue_to;
557
558 subst_rvalue_from = backup_subst_rvalue_from;
559 subst_rvalue_to = backup_subst_rvalue_to;
560
561 subst_rvalue_from.remove2(this_case_eq_lvalue, &subst_rvalue_to);
562 subst_rvalue_from.append(this_case_eq_lvalue);
563 subst_rvalue_from.optimize();
564 subst_rvalue_to.append(this_case_eq_ltemp);
565 subst_rvalue_to.optimize();
566
567 this_case_eq_lvalue.replace(subst_lvalue_from, subst_lvalue_to);
568 removeSignalFromCaseTree(this_case_eq_lvalue, current_case);
569 addChunkActions(current_case->actions, this_case_eq_lvalue, this_case_eq_ltemp);
570 }
571 break;
572
573 case AST_WIRE:
574 log_error("Found wire declaration in block without label at at %s:%d!\n", ast->filename.c_str(), ast->linenum);
575 break;
576
577 case AST_TCALL:
578 case AST_FOR:
579 break;
580
581 default:
582 log_abort();
583 }
584 }
585 };
586
587 // detect sign and width of an expression
588 void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint, bool *found_real)
589 {
590 std::string type_name;
591 bool sub_sign_hint = true;
592 int sub_width_hint = -1;
593 int this_width = 0;
594 AstNode *range = NULL;
595 AstNode *id_ast = NULL;
596
597 bool local_found_real = false;
598 if (found_real == NULL)
599 found_real = &local_found_real;
600
601 switch (type)
602 {
603 case AST_CONSTANT:
604 width_hint = std::max(width_hint, int(bits.size()));
605 if (!is_signed)
606 sign_hint = false;
607 break;
608
609 case AST_REALVALUE:
610 *found_real = true;
611 width_hint = std::max(width_hint, 32);
612 break;
613
614 case AST_IDENTIFIER:
615 id_ast = id2ast;
616 if (id_ast == NULL && current_scope.count(str))
617 id_ast = current_scope.at(str);
618 if (!id_ast)
619 log_error("Failed to resolve identifier %s for width detection at %s:%d!\n", str.c_str(), filename.c_str(), linenum);
620 if (id_ast->type == AST_PARAMETER || id_ast->type == AST_LOCALPARAM) {
621 if (id_ast->children.size() > 1 && id_ast->children[1]->range_valid) {
622 this_width = id_ast->children[1]->range_left - id_ast->children[1]->range_right + 1;
623 } else
624 if (id_ast->children[0]->type == AST_CONSTANT) {
625 this_width = id_ast->children[0]->bits.size();
626 } else
627 log_error("Failed to detect width for parameter %s at %s:%d!\n", str.c_str(), filename.c_str(), linenum);
628 if (children.size() != 0)
629 range = children[0];
630 } else if (id_ast->type == AST_WIRE || id_ast->type == AST_AUTOWIRE) {
631 if (!id_ast->range_valid) {
632 if (id_ast->type == AST_AUTOWIRE)
633 this_width = 1;
634 else {
635 // current_ast_mod->dumpAst(NULL, "mod> ");
636 // log("---\n");
637 // id_ast->dumpAst(NULL, "decl> ");
638 // dumpAst(NULL, "ref> ");
639 log_error("Failed to detect with of signal access `%s' at %s:%d!\n", str.c_str(), filename.c_str(), linenum);
640 }
641 } else {
642 this_width = id_ast->range_left - id_ast->range_right + 1;
643 if (children.size() != 0)
644 range = children[0];
645 }
646 } else if (id_ast->type == AST_GENVAR) {
647 this_width = 32;
648 } else if (id_ast->type == AST_MEMORY) {
649 if (!id_ast->children[0]->range_valid)
650 log_error("Failed to detect with of memory access `%s' at %s:%d!\n", str.c_str(), filename.c_str(), linenum);
651 this_width = id_ast->children[0]->range_left - id_ast->children[0]->range_right + 1;
652 } else
653 log_error("Failed to detect width for identifier %s at %s:%d!\n", str.c_str(), filename.c_str(), linenum);
654 if (range) {
655 if (range->children.size() == 1)
656 this_width = 1;
657 else if (!range->range_valid) {
658 AstNode *left_at_zero_ast = children[0]->children[0]->clone();
659 AstNode *right_at_zero_ast = children[0]->children.size() >= 2 ? children[0]->children[1]->clone() : left_at_zero_ast->clone();
660 while (left_at_zero_ast->simplify(true, true, false, 1, -1, false, false)) { }
661 while (right_at_zero_ast->simplify(true, true, false, 1, -1, false, false)) { }
662 if (left_at_zero_ast->type != AST_CONSTANT || right_at_zero_ast->type != AST_CONSTANT)
663 log_error("Unsupported expression on dynamic range select on signal `%s' at %s:%d!\n",
664 str.c_str(), filename.c_str(), linenum);
665 this_width = left_at_zero_ast->integer - right_at_zero_ast->integer + 1;
666 delete left_at_zero_ast;
667 delete right_at_zero_ast;
668 } else
669 this_width = range->range_left - range->range_right + 1;
670 } else
671 width_hint = std::max(width_hint, this_width);
672 if (!id_ast->is_signed)
673 sign_hint = false;
674 break;
675
676 case AST_TO_BITS:
677 while (children[0]->simplify(true, false, false, 1, -1, false, false) == true) { }
678 if (children[0]->type != AST_CONSTANT)
679 log_error("Left operand of tobits expression is not constant at %s:%d!\n", filename.c_str(), linenum);
680 children[1]->detectSignWidthWorker(sub_width_hint, sign_hint);
681 width_hint = std::max(width_hint, children[0]->bitsAsConst().as_int());
682 break;
683
684 case AST_TO_SIGNED:
685 children.at(0)->detectSignWidthWorker(width_hint, sub_sign_hint);
686 break;
687
688 case AST_TO_UNSIGNED:
689 children.at(0)->detectSignWidthWorker(width_hint, sub_sign_hint);
690 sign_hint = false;
691 break;
692
693 case AST_CONCAT:
694 for (auto child : children) {
695 sub_width_hint = 0;
696 sub_sign_hint = true;
697 child->detectSignWidthWorker(sub_width_hint, sub_sign_hint);
698 this_width += sub_width_hint;
699 }
700 width_hint = std::max(width_hint, this_width);
701 sign_hint = false;
702 break;
703
704 case AST_REPLICATE:
705 while (children[0]->simplify(true, false, false, 1, -1, false, true) == true) { }
706 if (children[0]->type != AST_CONSTANT)
707 log_error("Left operand of replicate expression is not constant at %s:%d!\n", filename.c_str(), linenum);
708 children[1]->detectSignWidthWorker(sub_width_hint, sub_sign_hint);
709 width_hint = std::max(width_hint, children[0]->bitsAsConst().as_int() * sub_width_hint);
710 sign_hint = false;
711 break;
712
713 case AST_NEG:
714 case AST_BIT_NOT:
715 case AST_POS:
716 children[0]->detectSignWidthWorker(width_hint, sign_hint);
717 break;
718
719 case AST_BIT_AND:
720 case AST_BIT_OR:
721 case AST_BIT_XOR:
722 case AST_BIT_XNOR:
723 for (auto child : children)
724 child->detectSignWidthWorker(width_hint, sign_hint);
725 break;
726
727 case AST_REDUCE_AND:
728 case AST_REDUCE_OR:
729 case AST_REDUCE_XOR:
730 case AST_REDUCE_XNOR:
731 case AST_REDUCE_BOOL:
732 width_hint = std::max(width_hint, 1);
733 sign_hint = false;
734 break;
735
736 case AST_SHIFT_LEFT:
737 case AST_SHIFT_RIGHT:
738 case AST_SHIFT_SLEFT:
739 case AST_SHIFT_SRIGHT:
740 case AST_POW:
741 children[0]->detectSignWidthWorker(width_hint, sign_hint);
742 break;
743
744 case AST_LT:
745 case AST_LE:
746 case AST_EQ:
747 case AST_NE:
748 case AST_EQX:
749 case AST_NEX:
750 case AST_GE:
751 case AST_GT:
752 width_hint = std::max(width_hint, 1);
753 sign_hint = false;
754 break;
755
756 case AST_ADD:
757 case AST_SUB:
758 case AST_MUL:
759 case AST_DIV:
760 case AST_MOD:
761 for (auto child : children)
762 child->detectSignWidthWorker(width_hint, sign_hint);
763 break;
764
765 case AST_LOGIC_AND:
766 case AST_LOGIC_OR:
767 case AST_LOGIC_NOT:
768 width_hint = std::max(width_hint, 1);
769 sign_hint = false;
770 break;
771
772 case AST_TERNARY:
773 children.at(1)->detectSignWidthWorker(width_hint, sign_hint);
774 children.at(2)->detectSignWidthWorker(width_hint, sign_hint);
775 break;
776
777 case AST_MEMRD:
778 if (!id2ast->is_signed)
779 sign_hint = false;
780 if (!id2ast->children[0]->range_valid)
781 log_error("Failed to detect with of memory access `%s' at %s:%d!\n", str.c_str(), filename.c_str(), linenum);
782 this_width = id2ast->children[0]->range_left - id2ast->children[0]->range_right + 1;
783 width_hint = std::max(width_hint, this_width);
784 break;
785
786 // everything should have been handled above -> print error if not.
787 default:
788 for (auto f : log_files)
789 current_ast->dumpAst(f, "verilog-ast> ");
790 log_error("Don't know how to detect sign and width for %s node at %s:%d!\n",
791 type2str(type).c_str(), filename.c_str(), linenum);
792 }
793
794 if (*found_real)
795 sign_hint = true;
796 }
797
798 // detect sign and width of an expression
799 void AstNode::detectSignWidth(int &width_hint, bool &sign_hint, bool *found_real)
800 {
801 width_hint = -1;
802 sign_hint = true;
803 if (found_real)
804 *found_real = false;
805 detectSignWidthWorker(width_hint, sign_hint, found_real);
806 }
807
808 // create RTLIL from an AST node
809 // all generated cells, wires and processes are added to the module pointed to by 'current_module'
810 // when the AST node is an expression (AST_ADD, AST_BIT_XOR, etc.), the result signal is returned.
811 //
812 // note that this function is influenced by a number of global variables that might be set when
813 // called from genWidthRTLIL(). also note that this function recursively calls itself to transform
814 // larger expressions into a netlist of cells.
815 RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
816 {
817 // in the following big switch() statement there are some uses of
818 // Clifford's Device (http://www.clifford.at/cfun/cliffdev/). In this
819 // cases this variable is used to hold the type of the cell that should
820 // be instanciated for this type of AST node.
821 std::string type_name;
822
823 current_filename = filename;
824 set_line_num(linenum);
825
826 switch (type)
827 {
828 // simply ignore this nodes.
829 // they are eighter leftovers from simplify() or are referenced by other nodes
830 // and are only accessed here thru this references
831 case AST_TASK:
832 case AST_FUNCTION:
833 case AST_AUTOWIRE:
834 case AST_LOCALPARAM:
835 case AST_DEFPARAM:
836 case AST_GENVAR:
837 case AST_GENFOR:
838 case AST_GENBLOCK:
839 case AST_GENIF:
840 case AST_GENCASE:
841 break;
842
843 // remember the parameter, needed for example in techmap
844 case AST_PARAMETER:
845 current_module->avail_parameters.insert(str);
846 break;
847
848 // create an RTLIL::Wire for an AST_WIRE node
849 case AST_WIRE: {
850 if (current_module->wires.count(str) != 0)
851 log_error("Re-definition of signal `%s' at %s:%d!\n",
852 str.c_str(), filename.c_str(), linenum);
853 if (!range_valid)
854 log_error("Signal `%s' with non-constant width at %s:%d!\n",
855 str.c_str(), filename.c_str(), linenum);
856
857 if (range_left < range_right && (range_left != -1 || range_right != 0)) {
858 int tmp = range_left;
859 range_left = range_right;
860 range_right = tmp;
861 }
862
863 RTLIL::Wire *wire = new RTLIL::Wire;
864 wire->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
865 wire->name = str;
866 wire->width = range_left - range_right + 1;
867 wire->start_offset = range_right;
868 wire->port_id = port_id;
869 wire->port_input = is_input;
870 wire->port_output = is_output;
871 current_module->wires[wire->name] = wire;
872
873 for (auto &attr : attributes) {
874 if (attr.second->type != AST_CONSTANT)
875 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
876 attr.first.c_str(), filename.c_str(), linenum);
877 wire->attributes[attr.first] = attr.second->asAttrConst();
878 }
879 }
880 break;
881
882 // create an RTLIL::Memory for an AST_MEMORY node
883 case AST_MEMORY: {
884 if (current_module->memories.count(str) != 0)
885 log_error("Re-definition of memory `%s' at %s:%d!\n",
886 str.c_str(), filename.c_str(), linenum);
887
888 assert(children.size() >= 2);
889 assert(children[0]->type == AST_RANGE);
890 assert(children[1]->type == AST_RANGE);
891
892 if (!children[0]->range_valid || !children[1]->range_valid)
893 log_error("Memory `%s' with non-constant width or size at %s:%d!\n",
894 str.c_str(), filename.c_str(), linenum);
895
896 RTLIL::Memory *memory = new RTLIL::Memory;
897 memory->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
898 memory->name = str;
899 memory->width = children[0]->range_left - children[0]->range_right + 1;
900 memory->start_offset = children[0]->range_right;
901 memory->size = children[1]->range_left - children[1]->range_right;
902 current_module->memories[memory->name] = memory;
903
904 if (memory->size < 0)
905 memory->size *= -1;
906 memory->size += std::min(children[1]->range_left, children[1]->range_right) + 1;
907
908 for (auto &attr : attributes) {
909 if (attr.second->type != AST_CONSTANT)
910 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
911 attr.first.c_str(), filename.c_str(), linenum);
912 memory->attributes[attr.first] = attr.second->asAttrConst();
913 }
914 }
915 break;
916
917 // simply return the corresponding RTLIL::SigSpec for an AST_CONSTANT node
918 case AST_CONSTANT:
919 {
920 if (width_hint < 0)
921 detectSignWidth(width_hint, sign_hint);
922
923 is_signed = sign_hint;
924 return RTLIL::SigSpec(bitsAsConst());
925 }
926
927 case AST_REALVALUE:
928 {
929 RTLIL::SigSpec sig = realAsConst(width_hint);
930 log("Warning: converting real value %e to binary %s at %s:%d.\n",
931 realvalue, log_signal(sig), filename.c_str(), linenum);
932 return sig;
933 }
934
935 // simply return the corresponding RTLIL::SigSpec for an AST_IDENTIFIER node
936 // for identifiers with dynamic bit ranges (e.g. "foo[bar]" or "foo[bar+3:bar]") a
937 // shifter cell is created and the output signal of this cell is returned
938 case AST_IDENTIFIER:
939 {
940 RTLIL::Wire *wire = NULL;
941 RTLIL::SigChunk chunk;
942
943 if (id2ast && id2ast->type == AST_AUTOWIRE && current_module->wires.count(str) == 0) {
944 RTLIL::Wire *wire = new RTLIL::Wire;
945 wire->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
946 wire->name = str;
947 if (flag_autowire)
948 log("Warning: Identifier `%s' is implicitly declared at %s:%d.\n", str.c_str(), filename.c_str(), linenum);
949 else
950 log_error("Identifier `%s' is implicitly declared at %s:%d and `default_nettype is set to none.\n", str.c_str(), filename.c_str(), linenum);
951 current_module->wires[str] = wire;
952 }
953 else if (id2ast->type == AST_PARAMETER || id2ast->type == AST_LOCALPARAM) {
954 if (id2ast->children[0]->type != AST_CONSTANT)
955 log_error("Parameter %s does not evaluate to constant value at %s:%d!\n",
956 str.c_str(), filename.c_str(), linenum);
957 chunk = RTLIL::Const(id2ast->children[0]->bits);
958 goto use_const_chunk;
959 }
960 else if (!id2ast || (id2ast->type != AST_WIRE && id2ast->type != AST_AUTOWIRE &&
961 id2ast->type != AST_MEMORY) || current_module->wires.count(str) == 0)
962 log_error("Identifier `%s' doesn't map to any signal at %s:%d!\n",
963 str.c_str(), filename.c_str(), linenum);
964
965 if (id2ast->type == AST_MEMORY)
966 log_error("Identifier `%s' does map to an unexpanded memory at %s:%d!\n",
967 str.c_str(), filename.c_str(), linenum);
968
969 wire = current_module->wires[str];
970 chunk.wire = wire;
971 chunk.width = wire->width;
972 chunk.offset = 0;
973
974 use_const_chunk:
975 if (children.size() != 0) {
976 assert(children[0]->type == AST_RANGE);
977 if (!children[0]->range_valid) {
978 AstNode *left_at_zero_ast = children[0]->children[0]->clone();
979 AstNode *right_at_zero_ast = children[0]->children.size() >= 2 ? children[0]->children[1]->clone() : left_at_zero_ast->clone();
980 while (left_at_zero_ast->simplify(true, true, false, 1, -1, false, false)) { }
981 while (right_at_zero_ast->simplify(true, true, false, 1, -1, false, false)) { }
982 if (left_at_zero_ast->type != AST_CONSTANT || right_at_zero_ast->type != AST_CONSTANT)
983 log_error("Unsupported expression on dynamic range select on signal `%s' at %s:%d!\n",
984 str.c_str(), filename.c_str(), linenum);
985 int width = left_at_zero_ast->integer - right_at_zero_ast->integer + 1;
986 AstNode *fake_ast = new AstNode(AST_NONE, clone(), children[0]->children.size() >= 2 ?
987 children[0]->children[1]->clone() : children[0]->children[0]->clone());
988 fake_ast->children[0]->delete_children();
989 RTLIL::SigSpec sig = binop2rtlil(fake_ast, "$shr", width,
990 fake_ast->children[0]->genRTLIL(), fake_ast->children[1]->genRTLIL());
991 delete left_at_zero_ast;
992 delete right_at_zero_ast;
993 delete fake_ast;
994 return sig;
995 } else {
996 chunk.offset = children[0]->range_right - id2ast->range_right;
997 chunk.width = children[0]->range_left - children[0]->range_right + 1;
998 if (children[0]->range_left > id2ast->range_left || id2ast->range_right > children[0]->range_right)
999 log_error("Range select out of bounds on signal `%s' at %s:%d!\n",
1000 str.c_str(), filename.c_str(), linenum);
1001 }
1002 }
1003
1004 RTLIL::SigSpec sig;
1005 sig.chunks.push_back(chunk);
1006 sig.width = chunk.width;
1007
1008 if (genRTLIL_subst_from && genRTLIL_subst_to)
1009 sig.replace(*genRTLIL_subst_from, *genRTLIL_subst_to);
1010
1011 is_signed = children.size() > 0 ? false : id2ast->is_signed && sign_hint;
1012 return sig;
1013 }
1014
1015 // just pass thru the signal. the parent will evaluate the is_signed property and interpret the SigSpec accordingly
1016 case AST_TO_SIGNED:
1017 case AST_TO_UNSIGNED: {
1018 RTLIL::SigSpec sig = children[0]->genRTLIL();
1019 if (sig.width < width_hint)
1020 sig.extend_u0(width_hint, sign_hint);
1021 is_signed = sign_hint;
1022 return sig;
1023 }
1024
1025 // concatenation of signals can be done directly using RTLIL::SigSpec
1026 case AST_CONCAT: {
1027 RTLIL::SigSpec sig;
1028 sig.width = 0;
1029 for (auto it = children.begin(); it != children.end(); it++) {
1030 RTLIL::SigSpec s = (*it)->genRTLIL();
1031 for (size_t i = 0; i < s.chunks.size(); i++) {
1032 sig.chunks.push_back(s.chunks[i]);
1033 sig.width += s.chunks[i].width;
1034 }
1035 }
1036 if (sig.width < width_hint)
1037 sig.extend_u0(width_hint, false);
1038 return sig;
1039 }
1040
1041 // replication of signals can be done directly using RTLIL::SigSpec
1042 case AST_REPLICATE: {
1043 RTLIL::SigSpec left = children[0]->genRTLIL();
1044 RTLIL::SigSpec right = children[1]->genRTLIL();
1045 if (!left.is_fully_const())
1046 log_error("Left operand of replicate expression is not constant at %s:%d!\n", filename.c_str(), linenum);
1047 int count = left.as_int();
1048 RTLIL::SigSpec sig;
1049 for (int i = 0; i < count; i++)
1050 sig.append(right);
1051 if (sig.width < width_hint)
1052 sig.extend_u0(width_hint, false);
1053 is_signed = false;
1054 return sig;
1055 }
1056
1057 // generate cells for unary operations: $not, $pos, $neg
1058 if (0) { case AST_BIT_NOT: type_name = "$not"; }
1059 if (0) { case AST_POS: type_name = "$pos"; }
1060 if (0) { case AST_NEG: type_name = "$neg"; }
1061 {
1062 RTLIL::SigSpec arg = children[0]->genRTLIL(width_hint, sign_hint);
1063 is_signed = children[0]->is_signed;
1064 int width = arg.width;
1065 if (width_hint > 0) {
1066 width = width_hint;
1067 widthExtend(this, arg, width, is_signed, "$pos");
1068 }
1069 return uniop2rtlil(this, type_name, width, arg);
1070 }
1071
1072 // generate cells for binary operations: $and, $or, $xor, $xnor
1073 if (0) { case AST_BIT_AND: type_name = "$and"; }
1074 if (0) { case AST_BIT_OR: type_name = "$or"; }
1075 if (0) { case AST_BIT_XOR: type_name = "$xor"; }
1076 if (0) { case AST_BIT_XNOR: type_name = "$xnor"; }
1077 {
1078 if (width_hint < 0)
1079 detectSignWidth(width_hint, sign_hint);
1080 RTLIL::SigSpec left = children[0]->genRTLIL(width_hint, sign_hint);
1081 RTLIL::SigSpec right = children[1]->genRTLIL(width_hint, sign_hint);
1082 int width = std::max(left.width, right.width);
1083 if (width_hint > 0)
1084 width = width_hint;
1085 is_signed = children[0]->is_signed && children[1]->is_signed;
1086 return binop2rtlil(this, type_name, width, left, right);
1087 }
1088
1089 // generate cells for unary operations: $reduce_and, $reduce_or, $reduce_xor, $reduce_xnor
1090 if (0) { case AST_REDUCE_AND: type_name = "$reduce_and"; }
1091 if (0) { case AST_REDUCE_OR: type_name = "$reduce_or"; }
1092 if (0) { case AST_REDUCE_XOR: type_name = "$reduce_xor"; }
1093 if (0) { case AST_REDUCE_XNOR: type_name = "$reduce_xnor"; }
1094 {
1095 RTLIL::SigSpec arg = children[0]->genRTLIL();
1096 RTLIL::SigSpec sig = uniop2rtlil(this, type_name, std::max(width_hint, 1), arg);
1097 return sig;
1098 }
1099
1100 // generate cells for unary operations: $reduce_bool
1101 // (this is actually just an $reduce_or, but for clearity a different cell type is used)
1102 if (0) { case AST_REDUCE_BOOL: type_name = "$reduce_bool"; }
1103 {
1104 RTLIL::SigSpec arg = children[0]->genRTLIL();
1105 RTLIL::SigSpec sig = arg.width > 1 ? uniop2rtlil(this, type_name, std::max(width_hint, 1), arg) : arg;
1106 return sig;
1107 }
1108
1109 // generate cells for binary operations: $shl, $shr, $sshl, $sshr
1110 if (0) { case AST_SHIFT_LEFT: type_name = "$shl"; }
1111 if (0) { case AST_SHIFT_RIGHT: type_name = "$shr"; }
1112 if (0) { case AST_SHIFT_SLEFT: type_name = "$sshl"; }
1113 if (0) { case AST_SHIFT_SRIGHT: type_name = "$sshr"; }
1114 {
1115 if (width_hint < 0)
1116 detectSignWidth(width_hint, sign_hint);
1117 RTLIL::SigSpec left = children[0]->genRTLIL(width_hint, sign_hint);
1118 RTLIL::SigSpec right = children[1]->genRTLIL();
1119 int width = width_hint > 0 ? width_hint : left.width;
1120 is_signed = children[0]->is_signed;
1121 return binop2rtlil(this, type_name, width, left, right);
1122 }
1123
1124 // generate cells for binary operations: $pow
1125 case AST_POW:
1126 {
1127 int right_width;
1128 bool right_signed;
1129 children[1]->detectSignWidth(right_width, right_signed);
1130 if (width_hint < 0)
1131 detectSignWidth(width_hint, sign_hint);
1132 RTLIL::SigSpec left = children[0]->genRTLIL(width_hint, sign_hint);
1133 RTLIL::SigSpec right = children[1]->genRTLIL(right_width, right_signed);
1134 int width = width_hint > 0 ? width_hint : left.width;
1135 is_signed = children[0]->is_signed;
1136 if (!flag_noopt && left.is_fully_const() && left.as_int() == 2 && !right_signed)
1137 return binop2rtlil(this, "$shl", width, RTLIL::SigSpec(1, left.width), right);
1138 return binop2rtlil(this, "$pow", width, left, right);
1139 }
1140
1141 // generate cells for binary operations: $lt, $le, $eq, $ne, $ge, $gt
1142 if (0) { case AST_LT: type_name = "$lt"; }
1143 if (0) { case AST_LE: type_name = "$le"; }
1144 if (0) { case AST_EQ: type_name = "$eq"; }
1145 if (0) { case AST_NE: type_name = "$ne"; }
1146 if (0) { case AST_EQX: type_name = "$eqx"; }
1147 if (0) { case AST_NEX: type_name = "$nex"; }
1148 if (0) { case AST_GE: type_name = "$ge"; }
1149 if (0) { case AST_GT: type_name = "$gt"; }
1150 {
1151 int width = std::max(width_hint, 1);
1152 width_hint = -1, sign_hint = true;
1153 children[0]->detectSignWidthWorker(width_hint, sign_hint);
1154 children[1]->detectSignWidthWorker(width_hint, sign_hint);
1155 RTLIL::SigSpec left = children[0]->genRTLIL(width_hint, sign_hint);
1156 RTLIL::SigSpec right = children[1]->genRTLIL(width_hint, sign_hint);
1157 RTLIL::SigSpec sig = binop2rtlil(this, type_name, width, left, right);
1158 return sig;
1159 }
1160
1161 // generate cells for binary operations: $add, $sub, $mul, $div, $mod
1162 if (0) { case AST_ADD: type_name = "$add"; }
1163 if (0) { case AST_SUB: type_name = "$sub"; }
1164 if (0) { case AST_MUL: type_name = "$mul"; }
1165 if (0) { case AST_DIV: type_name = "$div"; }
1166 if (0) { case AST_MOD: type_name = "$mod"; }
1167 {
1168 if (width_hint < 0)
1169 detectSignWidth(width_hint, sign_hint);
1170 RTLIL::SigSpec left = children[0]->genRTLIL(width_hint, sign_hint);
1171 RTLIL::SigSpec right = children[1]->genRTLIL(width_hint, sign_hint);
1172 #if 0
1173 int width = std::max(left.width, right.width);
1174 if (width > width_hint && width_hint > 0)
1175 width = width_hint;
1176 if (width < width_hint) {
1177 if (type == AST_ADD || type == AST_SUB || type == AST_DIV)
1178 width++;
1179 if (type == AST_SUB && (!children[0]->is_signed || !children[1]->is_signed))
1180 width = width_hint;
1181 if (type == AST_MUL)
1182 width = std::min(left.width + right.width, width_hint);
1183 }
1184 #else
1185 int width = std::max(std::max(left.width, right.width), width_hint);
1186 #endif
1187 is_signed = children[0]->is_signed && children[1]->is_signed;
1188 return binop2rtlil(this, type_name, width, left, right);
1189 }
1190
1191 // generate cells for binary operations: $logic_and, $logic_or
1192 if (0) { case AST_LOGIC_AND: type_name = "$logic_and"; }
1193 if (0) { case AST_LOGIC_OR: type_name = "$logic_or"; }
1194 {
1195 RTLIL::SigSpec left = children[0]->genRTLIL();
1196 RTLIL::SigSpec right = children[1]->genRTLIL();
1197 return binop2rtlil(this, type_name, std::max(width_hint, 1), left, right);
1198 }
1199
1200 // generate cells for unary operations: $logic_not
1201 case AST_LOGIC_NOT:
1202 {
1203 RTLIL::SigSpec arg = children[0]->genRTLIL();
1204 return uniop2rtlil(this, "$logic_not", std::max(width_hint, 1), arg);
1205 }
1206
1207 // generate multiplexer for ternary operator (aka ?:-operator)
1208 case AST_TERNARY:
1209 {
1210 if (width_hint < 0)
1211 detectSignWidth(width_hint, sign_hint);
1212
1213 RTLIL::SigSpec cond = children[0]->genRTLIL();
1214 RTLIL::SigSpec val1 = children[1]->genRTLIL(width_hint, sign_hint);
1215 RTLIL::SigSpec val2 = children[2]->genRTLIL(width_hint, sign_hint);
1216
1217 if (cond.width > 1)
1218 cond = uniop2rtlil(this, "$reduce_bool", 1, cond, false);
1219
1220 int width = std::max(val1.width, val2.width);
1221 is_signed = children[1]->is_signed && children[2]->is_signed;
1222 widthExtend(this, val1, width, is_signed, "$bu0");
1223 widthExtend(this, val2, width, is_signed, "$bu0");
1224
1225 RTLIL::SigSpec sig = mux2rtlil(this, cond, val1, val2);
1226
1227 if (sig.width < width_hint)
1228 sig.extend_u0(width_hint, sign_hint);
1229 return sig;
1230 }
1231
1232 // generate $memrd cells for memory read ports
1233 case AST_MEMRD:
1234 {
1235 std::stringstream sstr;
1236 sstr << "$memrd$" << str << "$" << filename << ":" << linenum << "$" << (RTLIL::autoidx++);
1237
1238 RTLIL::Cell *cell = new RTLIL::Cell;
1239 cell->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
1240 cell->name = sstr.str();
1241 cell->type = "$memrd";
1242 current_module->cells[cell->name] = cell;
1243
1244 RTLIL::Wire *wire = new RTLIL::Wire;
1245 wire->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
1246 wire->name = cell->name + "_DATA";
1247 wire->width = current_module->memories[str]->width;
1248 current_module->wires[wire->name] = wire;
1249
1250 int addr_bits = 1;
1251 while ((1 << addr_bits) < current_module->memories[str]->size)
1252 addr_bits++;
1253
1254 cell->connections["\\CLK"] = RTLIL::SigSpec(RTLIL::State::Sx, 1);
1255 cell->connections["\\ADDR"] = children[0]->genWidthRTLIL(addr_bits);
1256 cell->connections["\\DATA"] = RTLIL::SigSpec(wire);
1257
1258 cell->parameters["\\MEMID"] = RTLIL::Const(str);
1259 cell->parameters["\\ABITS"] = RTLIL::Const(addr_bits);
1260 cell->parameters["\\WIDTH"] = RTLIL::Const(wire->width);
1261
1262 cell->parameters["\\CLK_ENABLE"] = RTLIL::Const(0);
1263 cell->parameters["\\CLK_POLARITY"] = RTLIL::Const(0);
1264 cell->parameters["\\TRANSPARENT"] = RTLIL::Const(0);
1265
1266 return RTLIL::SigSpec(wire);
1267 }
1268
1269 // generate $memwr cells for memory write ports
1270 case AST_MEMWR:
1271 {
1272 std::stringstream sstr;
1273 sstr << "$memwr$" << str << "$" << filename << ":" << linenum << "$" << (RTLIL::autoidx++);
1274
1275 RTLIL::Cell *cell = new RTLIL::Cell;
1276 cell->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
1277 cell->name = sstr.str();
1278 cell->type = "$memwr";
1279 current_module->cells[cell->name] = cell;
1280
1281 int addr_bits = 1;
1282 while ((1 << addr_bits) < current_module->memories[str]->size)
1283 addr_bits++;
1284
1285 cell->connections["\\CLK"] = RTLIL::SigSpec(RTLIL::State::Sx, 1);
1286 cell->connections["\\ADDR"] = children[0]->genWidthRTLIL(addr_bits);
1287 cell->connections["\\DATA"] = children[1]->genWidthRTLIL(current_module->memories[str]->width);
1288 cell->connections["\\EN"] = children[2]->genRTLIL();
1289
1290 if (cell->connections["\\EN"].width > 1)
1291 cell->connections["\\EN"] = uniop2rtlil(this, "$reduce_bool", 1, cell->connections["\\EN"], false);
1292
1293 cell->parameters["\\MEMID"] = RTLIL::Const(str);
1294 cell->parameters["\\ABITS"] = RTLIL::Const(addr_bits);
1295 cell->parameters["\\WIDTH"] = RTLIL::Const(current_module->memories[str]->width);
1296
1297 cell->parameters["\\CLK_ENABLE"] = RTLIL::Const(0);
1298 cell->parameters["\\CLK_POLARITY"] = RTLIL::Const(0);
1299
1300 cell->parameters["\\PRIORITY"] = RTLIL::Const(RTLIL::autoidx-1);
1301 }
1302 break;
1303
1304 // generate $assert cells
1305 case AST_ASSERT:
1306 {
1307 log_assert(children.size() == 2);
1308
1309 RTLIL::SigSpec check = children[0]->genRTLIL();
1310 log_assert(check.width == 1);
1311
1312 RTLIL::SigSpec en = children[1]->genRTLIL();
1313 log_assert(en.width == 1);
1314
1315 std::stringstream sstr;
1316 sstr << "$assert$" << filename << ":" << linenum << "$" << (RTLIL::autoidx++);
1317
1318 RTLIL::Cell *cell = new RTLIL::Cell;
1319 cell->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
1320 cell->name = sstr.str();
1321 cell->type = "$assert";
1322 current_module->cells[cell->name] = cell;
1323
1324 for (auto &attr : attributes) {
1325 if (attr.second->type != AST_CONSTANT)
1326 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
1327 attr.first.c_str(), filename.c_str(), linenum);
1328 cell->attributes[attr.first] = attr.second->asAttrConst();
1329 }
1330
1331 cell->connections["\\A"] = check;
1332 cell->connections["\\EN"] = en;
1333 }
1334 break;
1335
1336 // add entries to current_module->connections for assignments (outside of always blocks)
1337 case AST_ASSIGN:
1338 {
1339 if (children[0]->type == AST_IDENTIFIER && children[0]->id2ast && children[0]->id2ast->type == AST_AUTOWIRE) {
1340 RTLIL::SigSpec right = children[1]->genRTLIL();
1341 RTLIL::SigSpec left = children[0]->genWidthRTLIL(right.width);
1342 current_module->connections.push_back(RTLIL::SigSig(left, right));
1343 } else {
1344 RTLIL::SigSpec left = children[0]->genRTLIL();
1345 RTLIL::SigSpec right = children[1]->genWidthRTLIL(left.width);
1346 current_module->connections.push_back(RTLIL::SigSig(left, right));
1347 }
1348 }
1349 break;
1350
1351 // create an RTLIL::Cell for an AST_CELL
1352 case AST_CELL:
1353 {
1354 int port_counter = 0, para_counter = 0;
1355 RTLIL::Cell *cell = new RTLIL::Cell;
1356 cell->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum);
1357 cell->name = str;
1358 for (auto it = children.begin(); it != children.end(); it++) {
1359 AstNode *child = *it;
1360 if (child->type == AST_CELLTYPE) {
1361 cell->type = child->str;
1362 if (flag_icells && cell->type.substr(0, 2) == "\\$")
1363 cell->type = cell->type.substr(1);
1364 continue;
1365 }
1366 if (child->type == AST_PARASET) {
1367 if (child->children[0]->type != AST_CONSTANT)
1368 log_error("Parameter `%s' with non-constant value at %s:%d!\n",
1369 child->str.c_str(), filename.c_str(), linenum);
1370 if (child->str.size() == 0) {
1371 char buf[100];
1372 snprintf(buf, 100, "$%d", ++para_counter);
1373 cell->parameters[buf] = child->children[0]->asParaConst();
1374 } else {
1375 cell->parameters[child->str] = child->children[0]->asParaConst();
1376 }
1377 continue;
1378 }
1379 if (child->type == AST_ARGUMENT) {
1380 RTLIL::SigSpec sig;
1381 if (child->children.size() > 0)
1382 sig = child->children[0]->genRTLIL();
1383 if (child->str.size() == 0) {
1384 char buf[100];
1385 snprintf(buf, 100, "$%d", ++port_counter);
1386 cell->connections[buf] = sig;
1387 } else {
1388 cell->connections[child->str] = sig;
1389 }
1390 continue;
1391 }
1392 assert(0);
1393 }
1394 for (auto &attr : attributes) {
1395 if (attr.second->type != AST_CONSTANT)
1396 log_error("Attribute `%s' with non-constant value at %s:%d!\n",
1397 attr.first.c_str(), filename.c_str(), linenum);
1398 cell->attributes[attr.first] = attr.second->asAttrConst();
1399 }
1400 if (current_module->cells.count(cell->name) != 0)
1401 log_error("Re-definition of cell `%s' at %s:%d!\n",
1402 str.c_str(), filename.c_str(), linenum);
1403 current_module->cells[str] = cell;
1404 }
1405 break;
1406
1407 // use ProcessGenerator for always blocks
1408 case AST_ALWAYS: {
1409 AstNode *always = this->clone();
1410 ProcessGenerator generator(always);
1411 ignoreThisSignalsInInitial.append(generator.outputSignals);
1412 delete always;
1413 } break;
1414
1415 case AST_INITIAL: {
1416 AstNode *always = this->clone();
1417 ProcessGenerator generator(always, ignoreThisSignalsInInitial);
1418 delete always;
1419 } break;
1420
1421 // everything should have been handled above -> print error if not.
1422 default:
1423 for (auto f : log_files)
1424 current_ast->dumpAst(f, "verilog-ast> ");
1425 type_name = type2str(type);
1426 log_error("Don't know how to generate RTLIL code for %s node at %s:%d!\n",
1427 type_name.c_str(), filename.c_str(), linenum);
1428 }
1429
1430 return RTLIL::SigSpec();
1431 }
1432
1433 // this is a wrapper for AstNode::genRTLIL() when a specific signal width is requested and/or
1434 // signals must be substituted before beeing used as input values (used by ProcessGenerator)
1435 // note that this is using some global variables to communicate this special settings to AstNode::genRTLIL().
1436 RTLIL::SigSpec AstNode::genWidthRTLIL(int width, RTLIL::SigSpec *subst_from, RTLIL::SigSpec *subst_to)
1437 {
1438 RTLIL::SigSpec *backup_subst_from = genRTLIL_subst_from;
1439 RTLIL::SigSpec *backup_subst_to = genRTLIL_subst_to;
1440
1441 if (subst_from)
1442 genRTLIL_subst_from = subst_from;
1443 if (subst_to)
1444 genRTLIL_subst_to = subst_to;
1445
1446 bool sign_hint = true;
1447 int width_hint = width;
1448 detectSignWidthWorker(width_hint, sign_hint);
1449 RTLIL::SigSpec sig = genRTLIL(width_hint, sign_hint);
1450
1451 genRTLIL_subst_from = backup_subst_from;
1452 genRTLIL_subst_to = backup_subst_to;
1453
1454 if (width >= 0)
1455 sig.extend_u0(width, is_signed);
1456
1457 return sig;
1458 }
1459