gram/simulation/.gitignore

   1 # Icarius Verilog generated files
   2 simcrg
   3 simsoc
   4
   5 # nMigen generated files
   6 build/
   7 build_simsoc/
   8
   9 # Simulation output
  10 *.vcd
  11 *.fst