Fix wrong T1 signal
[gram.git] / gram / simulation / DDRDLLA.patch
1 221c221
2 < specify
3 ---
4 > /* specify
5 230c230
6 < endspecify
7 ---
8 > endspecify */