manual/APPNOTE_011_Design_Investigation/example.v

   1 module example(input clk, a, b, c,
   2                output reg [1:0] y);
   3     always @(posedge clk)
   4         if (c)
   5             y <= c ? a + b : 2'd0;
   6 endmodule