suppressing semi-colon at the end of dot files

[yosys.git] / manual / APPNOTE_011_Design_Investigation / primetest.v

module primetest(p, a, b, ok);
input [15:0] p, a, b;
output ok = p != a*b || a == 1 || b == 1;
endmodule