kernel: TimingInfo to clamp -ve setup/edge-sensitive delays to zero
[yosys.git] / manual / APPNOTE_011_Design_Investigation / submod_03.dot
1 digraph "selstage" {
2 rankdir="LR";
3 remincross=true;
4 n3 [ shape=octagon, label="d", color="black", fontcolor="black" ];
5 n4 [ shape=octagon, label="n1", color="black", fontcolor="black" ];
6 n5 [ shape=octagon, label="n2", color="black", fontcolor="black" ];
7 n6 [ shape=octagon, label="s1", color="black", fontcolor="black" ];
8 n7 [ shape=octagon, label="s2", color="black", fontcolor="black" ];
9 c10 [ shape=record, label="{{<p8> A}|$39\n$reduce_bool|{<p9> Y}}" ];
10 v0 [ label="4'0000" ];
11 c13 [ shape=record, label="{{<p8> A|<p11> B|<p12> S}|$40\n$mux|{<p9> Y}}" ];
12 x1 [ shape=record, style=rounded, label="<s1> 3:2 - 1:0 |<s0> 1:0 - 1:0 " ];
13 c13:p9:e -> x1:w [arrowhead=odiamond, arrowtail=odiamond, dir=both, color="black", style="setlinewidth(3)", label=""];
14 c14 [ shape=record, label="{{<p8> A|<p11> B}|$38\n$xor|{<p9> Y}}" ];
15 x2 [ shape=record, style=rounded, label="<s1> 1:0 - 3:2 |<s0> 1:0 - 1:0 " ];
16 x2:e -> c14:p8:w [arrowhead=odiamond, arrowtail=odiamond, dir=both, color="black", style="setlinewidth(3)", label=""];
17 c10:p9:e -> c13:p12:w [color="black", label=""];
18 c14:p9:e -> c13:p11:w [color="black", style="setlinewidth(3)", label=""];
19 n3:e -> c10:p8:w [color="black", style="setlinewidth(3)", label=""];
20 n3:e -> c14:p11:w [color="black", style="setlinewidth(3)", label=""];
21 x1:s0:e -> n4:w [color="black", style="setlinewidth(3)", label=""];
22 x1:s1:e -> n5:w [color="black", style="setlinewidth(3)", label=""];
23 n6:e -> x2:s1:w [color="black", style="setlinewidth(3)", label=""];
24 n7:e -> x2:s0:w [color="black", style="setlinewidth(3)", label=""];
25 v0:e -> c13:p8:w [color="black", style="setlinewidth(3)", label=""];
26 }