projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
kernel: TimingInfo to clamp -ve setup/edge-sensitive delays to zero
[yosys.git] / manual / PRESENTATION_ExSyn / memory_01.ys
1 read_verilog memory_01.v
2 hierarchy -check -top test
3 proc;; memory; opt