kernel: TimingInfo to clamp -ve setup/edge-sensitive delays to zero
[yosys.git] / manual / PRESENTATION_ExSyn / memory_02.ys
1 read_verilog memory_02.v
2 hierarchy -check -top test
3 proc;; memory -nomap
4 opt -mux_undef -mux_bool