kernel: TimingInfo to clamp -ve setup/edge-sensitive delays to zero
[yosys.git] / manual / PRESENTATION_ExSyn / opt_04.ys
1 read_verilog opt_04.v
2 hierarchy -check -top test
3 proc; opt