Improve igloo2 example

[yosys.git] / manual / PRESENTATION_ExSyn / proc_03.v

module test(input A, B, C, D, E,
            output reg Y);
    always @* begin
        Y <= A;
        if (B)
            Y <= C;
        if (D)
            Y <= E;
    end
endmodule