back.{verilog,rtlil}: adjust $verilog_initial_trigger insertion.

[nmigen.git] / nmigen / build / __init__.py

from .dsl import *
from .res import ResourceError
from .plat import *