Add OPERAND_TYPE_IMM32_64
[binutils-gdb.git] / opcodes / ChangeLog
1 2013-01-16 H.J. Lu <hongjiu.lu@intel.com>
2
3 * i386-gen.c (operand_type_init): Add OPERAND_TYPE_IMM32_64.
4
5 * i386-init.h: Regenerated.
6 * i386-tbl.h: Likewise.
7
8 2013-01-15 Nick Clifton <nickc@redhat.com>
9
10 * v850-dis.c (get_operand_value): Sign extend V850E_IMMEDIATE
11 values.
12 * v850-opc.c (IMM16LO): Add V850_OPERAND_SIGNED attribute.
13
14 2013-01-14 Will Newton <will.newton@imgtec.com>
15
16 * metag-dis.c (REG_WIDTH): Increase to 64.
17
18 2013-01-10 Peter Bergner <bergner@vnet.ibm.com>
19
20 * ppc-dis.c (ppc_opts): Add "power8", "pwr8" and "htm" entries.
21 * ppc-opc.c (HTM_R, HTM_SI, XRTRB_MASK, XRTRARB_MASK, XRTLRARB_MASK,
22 XRTARARB_MASK, XRTBFRARB_MASK, XRCL, POWER8, PPCHTM): New defines.
23 (SH6): Update.
24 <"tabort.", "tabortdc.", "tabortdci.", "tabortwc.",
25 "tabortwci.", "tbegin.", "tcheck", "tend.", "trechkpt.",
26 "treclaim.", "tsr.">: Add POWER8 HTM opcodes.
27 <"tendall.", "tresume.", "tsuspend.">: Add POWER8 HTM extended opcodes.
28
29 2013-01-10 Will Newton <will.newton@imgtec.com>
30
31 * Makefile.am: Add Meta.
32 * configure.in: Add Meta.
33 * disassemble.c: Add Meta support.
34 * metag-dis.c: New file.
35 * Makefile.in: Regenerate.
36 * configure: Regenerate.
37
38 2013-01-07 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
39
40 * cr16-dis.c (make_instruction): Rename to cr16_make_instruction.
41 (match_opcode): Rename to cr16_match_opcode.
42
43 2013-01-04 Juergen Urban <JuergenUrban@gmx.de>
44
45 * mips-dis.c: Add names for CP0 registers of r5900.
46 * mips-opc.c: Add M_SQ_AB and M_LQ_AB to support larger range for
47 instructions sq and lq.
48 Add support for MIPS r5900 CPU.
49 Add support for 128 bit MMI (Multimedia Instructions).
50 Add support for EE instructions (Emotion Engine).
51 Disable unsupported floating point instructions (64 bit and
52 undefined compare operations).
53 Enable instructions of MIPS ISA IV which are supported by r5900.
54 Disable 64 bit co processor instructions.
55 Disable 64 bit multiplication and division instructions.
56 Disable instructions for co-processor 2 and 3, because these are
57 not supported (preparation for later VU0 support (Vector Unit)).
58 Disable cvt.w.s because this behaves like trunc.w.s and the
59 correct execution can't be ensured on r5900.
60 Add trunc.w.s using the opcode encoding of cvt.w.s on r5900. This
61 will confuse less developers and compilers.
62
63 2013-01-04 Yufeng Zhang <yufeng.zhang@arm.com>
64
65 * aarch64-opc.c (aarch64_print_operand): Change to print
66 AARCH64_OPND_IMM_MOV in hexadecimal in the instruction and in decimal
67 in comment.
68 * aarch64-tbl.h (aarch64_opcode_table): Remove the 'F_PSEUDO' flag
69 from the opcode entries of OP_MOV_IMM_LOG, OP_MOV_IMM_WIDEN and
70 OP_MOV_IMM_WIDE.
71
72 2013-01-04 Yufeng Zhang <yufeng.zhang@arm.com>
73
74 * aarch64-opc.c (aarch64_prfops): Update to support PLIL1KEEP,
75 PLIL1STRM, PLIL2KEEP, PLIL2STRM, PLIL3KEEP and PLIL3STRM.
76
77 2013-01-02 H.J. Lu <hongjiu.lu@intel.com>
78
79 * i386-gen.c (process_copyright): Update copyright year to 2013.
80
81 2013-01-02 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
82
83 * cr16-dis.c (match_opcode,make_instruction): Remove static
84 declaration.
85 (dwordU,wordU): Moved typedefs to opcode/cr16.h
86 (cr16_words,cr16_allWords,cr16_currInsn): Added prefix 'cr16_'.
87
88 For older changes see ChangeLog-2012
89 \f
90 Copyright (C) 2013 Free Software Foundation, Inc.
91
92 Copying and distribution of this file, with or without modification,
93 are permitted in any medium without royalty provided the copyright
94 notice and this notice are preserved.
95
96 Local Variables:
97 mode: change-log
98 left-margin: 8
99 fill-column: 74
100 version-control: never
101 End: