1 /* Print i386 instructions for GDB, the GNU debugger.
2 Copyright (C) 1988-2020 Free Software Foundation, Inc.
4 This file is part of the GNU opcodes library.
6 This library is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 3, or (at your option)
11 It is distributed in the hope that it will be useful, but WITHOUT
12 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
13 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
14 License for more details.
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
18 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
19 MA 02110-1301, USA. */
22 /* 80386 instruction printer by Pace Willisson (pace@prep.ai.mit.edu)
24 modified by John Hassey (hassey@dg-rtp.dg.com)
25 x86-64 support added by Jan Hubicka (jh@suse.cz)
26 VIA PadLock support by Michal Ludvig (mludvig@suse.cz). */
28 /* The main tables describing the instructions is essentially a copy
29 of the "Opcode Map" chapter (Appendix A) of the Intel 80386
30 Programmers Manual. Usually, there is a capital letter, followed
31 by a small letter. The capital letter tell the addressing mode,
32 and the small letter tells about the operand size. Refer to
33 the Intel manual for details. */
36 #include "disassemble.h"
38 #include "opcode/i386.h"
39 #include "libiberty.h"
40 #include "safe-ctype.h"
44 static int print_insn (bfd_vma
, disassemble_info
*);
45 static void dofloat (int);
46 static void OP_ST (int, int);
47 static void OP_STi (int, int);
48 static int putop (const char *, int);
49 static void oappend (const char *);
50 static void append_seg (void);
51 static void OP_indirE (int, int);
52 static void print_operand_value (char *, int, bfd_vma
);
53 static void OP_E_register (int, int);
54 static void OP_E_memory (int, int);
55 static void print_displacement (char *, bfd_vma
);
56 static void OP_E (int, int);
57 static void OP_G (int, int);
58 static bfd_vma
get64 (void);
59 static bfd_signed_vma
get32 (void);
60 static bfd_signed_vma
get32s (void);
61 static int get16 (void);
62 static void set_op (bfd_vma
, int);
63 static void OP_Skip_MODRM (int, int);
64 static void OP_REG (int, int);
65 static void OP_IMREG (int, int);
66 static void OP_I (int, int);
67 static void OP_I64 (int, int);
68 static void OP_sI (int, int);
69 static void OP_J (int, int);
70 static void OP_SEG (int, int);
71 static void OP_DIR (int, int);
72 static void OP_OFF (int, int);
73 static void OP_OFF64 (int, int);
74 static void ptr_reg (int, int);
75 static void OP_ESreg (int, int);
76 static void OP_DSreg (int, int);
77 static void OP_C (int, int);
78 static void OP_D (int, int);
79 static void OP_T (int, int);
80 static void OP_MMX (int, int);
81 static void OP_XMM (int, int);
82 static void OP_EM (int, int);
83 static void OP_EX (int, int);
84 static void OP_EMC (int,int);
85 static void OP_MXC (int,int);
86 static void OP_MS (int, int);
87 static void OP_XS (int, int);
88 static void OP_M (int, int);
89 static void OP_VEX (int, int);
90 static void OP_VexR (int, int);
91 static void OP_VexW (int, int);
92 static void OP_Rounding (int, int);
93 static void OP_REG_VexI4 (int, int);
94 static void OP_VexI4 (int, int);
95 static void PCLMUL_Fixup (int, int);
96 static void VPCMP_Fixup (int, int);
97 static void VPCOM_Fixup (int, int);
98 static void OP_0f07 (int, int);
99 static void OP_Monitor (int, int);
100 static void OP_Mwait (int, int);
101 static void NOP_Fixup1 (int, int);
102 static void NOP_Fixup2 (int, int);
103 static void OP_3DNowSuffix (int, int);
104 static void CMP_Fixup (int, int);
105 static void BadOp (void);
106 static void REP_Fixup (int, int);
107 static void SEP_Fixup (int, int);
108 static void BND_Fixup (int, int);
109 static void NOTRACK_Fixup (int, int);
110 static void HLE_Fixup1 (int, int);
111 static void HLE_Fixup2 (int, int);
112 static void HLE_Fixup3 (int, int);
113 static void CMPXCHG8B_Fixup (int, int);
114 static void XMM_Fixup (int, int);
115 static void FXSAVE_Fixup (int, int);
117 static void MOVSXD_Fixup (int, int);
119 static void OP_Mask (int, int);
122 /* Points to first byte not fetched. */
123 bfd_byte
*max_fetched
;
124 bfd_byte the_buffer
[MAX_MNEM_SIZE
];
127 OPCODES_SIGJMP_BUF bailout
;
137 enum address_mode address_mode
;
139 /* Flags for the prefixes for the current instruction. See below. */
142 /* REX prefix the current instruction. See below. */
144 /* Bits of REX we've already used. */
146 /* Mark parts used in the REX prefix. When we are testing for
147 empty prefix (for 8bit register REX extension), just mask it
148 out. Otherwise test for REX bit is excuse for existence of REX
149 only in case value is nonzero. */
150 #define USED_REX(value) \
155 rex_used |= (value) | REX_OPCODE; \
158 rex_used |= REX_OPCODE; \
161 /* Flags for prefixes which we somehow handled when printing the
162 current instruction. */
163 static int used_prefixes
;
165 /* Flags stored in PREFIXES. */
166 #define PREFIX_REPZ 1
167 #define PREFIX_REPNZ 2
168 #define PREFIX_LOCK 4
170 #define PREFIX_SS 0x10
171 #define PREFIX_DS 0x20
172 #define PREFIX_ES 0x40
173 #define PREFIX_FS 0x80
174 #define PREFIX_GS 0x100
175 #define PREFIX_DATA 0x200
176 #define PREFIX_ADDR 0x400
177 #define PREFIX_FWAIT 0x800
179 /* Make sure that bytes from INFO->PRIVATE_DATA->BUFFER (inclusive)
180 to ADDR (exclusive) are valid. Returns 1 for success, longjmps
182 #define FETCH_DATA(info, addr) \
183 ((addr) <= ((struct dis_private *) (info->private_data))->max_fetched \
184 ? 1 : fetch_data ((info), (addr)))
187 fetch_data (struct disassemble_info
*info
, bfd_byte
*addr
)
190 struct dis_private
*priv
= (struct dis_private
*) info
->private_data
;
191 bfd_vma start
= priv
->insn_start
+ (priv
->max_fetched
- priv
->the_buffer
);
193 if (addr
<= priv
->the_buffer
+ MAX_MNEM_SIZE
)
194 status
= (*info
->read_memory_func
) (start
,
196 addr
- priv
->max_fetched
,
202 /* If we did manage to read at least one byte, then
203 print_insn_i386 will do something sensible. Otherwise, print
204 an error. We do that here because this is where we know
206 if (priv
->max_fetched
== priv
->the_buffer
)
207 (*info
->memory_error_func
) (status
, start
, info
);
208 OPCODES_SIGLONGJMP (priv
->bailout
, 1);
211 priv
->max_fetched
= addr
;
215 /* Possible values for prefix requirement. */
216 #define PREFIX_IGNORED_SHIFT 16
217 #define PREFIX_IGNORED_REPZ (PREFIX_REPZ << PREFIX_IGNORED_SHIFT)
218 #define PREFIX_IGNORED_REPNZ (PREFIX_REPNZ << PREFIX_IGNORED_SHIFT)
219 #define PREFIX_IGNORED_DATA (PREFIX_DATA << PREFIX_IGNORED_SHIFT)
220 #define PREFIX_IGNORED_ADDR (PREFIX_ADDR << PREFIX_IGNORED_SHIFT)
221 #define PREFIX_IGNORED_LOCK (PREFIX_LOCK << PREFIX_IGNORED_SHIFT)
223 /* Opcode prefixes. */
224 #define PREFIX_OPCODE (PREFIX_REPZ \
228 /* Prefixes ignored. */
229 #define PREFIX_IGNORED (PREFIX_IGNORED_REPZ \
230 | PREFIX_IGNORED_REPNZ \
231 | PREFIX_IGNORED_DATA)
233 #define XX { NULL, 0 }
234 #define Bad_Opcode NULL, { { NULL, 0 } }, 0
236 #define Eb { OP_E, b_mode }
237 #define Ebnd { OP_E, bnd_mode }
238 #define EbS { OP_E, b_swap_mode }
239 #define EbndS { OP_E, bnd_swap_mode }
240 #define Ev { OP_E, v_mode }
241 #define Eva { OP_E, va_mode }
242 #define Ev_bnd { OP_E, v_bnd_mode }
243 #define EvS { OP_E, v_swap_mode }
244 #define Ed { OP_E, d_mode }
245 #define Edq { OP_E, dq_mode }
246 #define Edqw { OP_E, dqw_mode }
247 #define Edqb { OP_E, dqb_mode }
248 #define Edb { OP_E, db_mode }
249 #define Edw { OP_E, dw_mode }
250 #define Edqd { OP_E, dqd_mode }
251 #define Eq { OP_E, q_mode }
252 #define indirEv { OP_indirE, indir_v_mode }
253 #define indirEp { OP_indirE, f_mode }
254 #define stackEv { OP_E, stack_v_mode }
255 #define Em { OP_E, m_mode }
256 #define Ew { OP_E, w_mode }
257 #define M { OP_M, 0 } /* lea, lgdt, etc. */
258 #define Ma { OP_M, a_mode }
259 #define Mb { OP_M, b_mode }
260 #define Md { OP_M, d_mode }
261 #define Mo { OP_M, o_mode }
262 #define Mp { OP_M, f_mode } /* 32 or 48 bit memory operand for LDS, LES etc */
263 #define Mq { OP_M, q_mode }
264 #define Mv { OP_M, v_mode }
265 #define Mv_bnd { OP_M, v_bndmk_mode }
266 #define Mx { OP_M, x_mode }
267 #define Mxmm { OP_M, xmm_mode }
268 #define Gb { OP_G, b_mode }
269 #define Gbnd { OP_G, bnd_mode }
270 #define Gv { OP_G, v_mode }
271 #define Gd { OP_G, d_mode }
272 #define Gdq { OP_G, dq_mode }
273 #define Gm { OP_G, m_mode }
274 #define Gva { OP_G, va_mode }
275 #define Gw { OP_G, w_mode }
276 #define Ib { OP_I, b_mode }
277 #define sIb { OP_sI, b_mode } /* sign extened byte */
278 #define sIbT { OP_sI, b_T_mode } /* sign extened byte like 'T' */
279 #define Iv { OP_I, v_mode }
280 #define sIv { OP_sI, v_mode }
281 #define Iv64 { OP_I64, v_mode }
282 #define Id { OP_I, d_mode }
283 #define Iw { OP_I, w_mode }
284 #define I1 { OP_I, const_1_mode }
285 #define Jb { OP_J, b_mode }
286 #define Jv { OP_J, v_mode }
287 #define Jdqw { OP_J, dqw_mode }
288 #define Cm { OP_C, m_mode }
289 #define Dm { OP_D, m_mode }
290 #define Td { OP_T, d_mode }
291 #define Skip_MODRM { OP_Skip_MODRM, 0 }
293 #define RMeAX { OP_REG, eAX_reg }
294 #define RMeBX { OP_REG, eBX_reg }
295 #define RMeCX { OP_REG, eCX_reg }
296 #define RMeDX { OP_REG, eDX_reg }
297 #define RMeSP { OP_REG, eSP_reg }
298 #define RMeBP { OP_REG, eBP_reg }
299 #define RMeSI { OP_REG, eSI_reg }
300 #define RMeDI { OP_REG, eDI_reg }
301 #define RMrAX { OP_REG, rAX_reg }
302 #define RMrBX { OP_REG, rBX_reg }
303 #define RMrCX { OP_REG, rCX_reg }
304 #define RMrDX { OP_REG, rDX_reg }
305 #define RMrSP { OP_REG, rSP_reg }
306 #define RMrBP { OP_REG, rBP_reg }
307 #define RMrSI { OP_REG, rSI_reg }
308 #define RMrDI { OP_REG, rDI_reg }
309 #define RMAL { OP_REG, al_reg }
310 #define RMCL { OP_REG, cl_reg }
311 #define RMDL { OP_REG, dl_reg }
312 #define RMBL { OP_REG, bl_reg }
313 #define RMAH { OP_REG, ah_reg }
314 #define RMCH { OP_REG, ch_reg }
315 #define RMDH { OP_REG, dh_reg }
316 #define RMBH { OP_REG, bh_reg }
317 #define RMAX { OP_REG, ax_reg }
318 #define RMDX { OP_REG, dx_reg }
320 #define eAX { OP_IMREG, eAX_reg }
321 #define AL { OP_IMREG, al_reg }
322 #define CL { OP_IMREG, cl_reg }
323 #define zAX { OP_IMREG, z_mode_ax_reg }
324 #define indirDX { OP_IMREG, indir_dx_reg }
326 #define Sw { OP_SEG, w_mode }
327 #define Sv { OP_SEG, v_mode }
328 #define Ap { OP_DIR, 0 }
329 #define Ob { OP_OFF64, b_mode }
330 #define Ov { OP_OFF64, v_mode }
331 #define Xb { OP_DSreg, eSI_reg }
332 #define Xv { OP_DSreg, eSI_reg }
333 #define Xz { OP_DSreg, eSI_reg }
334 #define Yb { OP_ESreg, eDI_reg }
335 #define Yv { OP_ESreg, eDI_reg }
336 #define DSBX { OP_DSreg, eBX_reg }
338 #define es { OP_REG, es_reg }
339 #define ss { OP_REG, ss_reg }
340 #define cs { OP_REG, cs_reg }
341 #define ds { OP_REG, ds_reg }
342 #define fs { OP_REG, fs_reg }
343 #define gs { OP_REG, gs_reg }
345 #define MX { OP_MMX, 0 }
346 #define XM { OP_XMM, 0 }
347 #define XMScalar { OP_XMM, scalar_mode }
348 #define XMGatherQ { OP_XMM, vex_vsib_q_w_dq_mode }
349 #define XMM { OP_XMM, xmm_mode }
350 #define TMM { OP_XMM, tmm_mode }
351 #define XMxmmq { OP_XMM, xmmq_mode }
352 #define EM { OP_EM, v_mode }
353 #define EMS { OP_EM, v_swap_mode }
354 #define EMd { OP_EM, d_mode }
355 #define EMx { OP_EM, x_mode }
356 #define EXbwUnit { OP_EX, bw_unit_mode }
357 #define EXw { OP_EX, w_mode }
358 #define EXd { OP_EX, d_mode }
359 #define EXdS { OP_EX, d_swap_mode }
360 #define EXq { OP_EX, q_mode }
361 #define EXqS { OP_EX, q_swap_mode }
362 #define EXx { OP_EX, x_mode }
363 #define EXxS { OP_EX, x_swap_mode }
364 #define EXxmm { OP_EX, xmm_mode }
365 #define EXymm { OP_EX, ymm_mode }
366 #define EXtmm { OP_EX, tmm_mode }
367 #define EXxmmq { OP_EX, xmmq_mode }
368 #define EXEvexHalfBcstXmmq { OP_EX, evex_half_bcst_xmmq_mode }
369 #define EXxmm_mb { OP_EX, xmm_mb_mode }
370 #define EXxmm_mw { OP_EX, xmm_mw_mode }
371 #define EXxmm_md { OP_EX, xmm_md_mode }
372 #define EXxmm_mq { OP_EX, xmm_mq_mode }
373 #define EXxmmdw { OP_EX, xmmdw_mode }
374 #define EXxmmqd { OP_EX, xmmqd_mode }
375 #define EXymmq { OP_EX, ymmq_mode }
376 #define EXVexWdqScalar { OP_EX, vex_scalar_w_dq_mode }
377 #define EXEvexXGscat { OP_EX, evex_x_gscat_mode }
378 #define EXEvexXNoBcst { OP_EX, evex_x_nobcst_mode }
379 #define MS { OP_MS, v_mode }
380 #define XS { OP_XS, v_mode }
381 #define EMCq { OP_EMC, q_mode }
382 #define MXC { OP_MXC, 0 }
383 #define OPSUF { OP_3DNowSuffix, 0 }
384 #define SEP { SEP_Fixup, 0 }
385 #define CMP { CMP_Fixup, 0 }
386 #define XMM0 { XMM_Fixup, 0 }
387 #define FXSAVE { FXSAVE_Fixup, 0 }
389 #define Vex { OP_VEX, vex_mode }
390 #define VexW { OP_VexW, vex_mode }
391 #define VexScalar { OP_VEX, vex_scalar_mode }
392 #define VexScalarR { OP_VexR, vex_scalar_mode }
393 #define VexGatherQ { OP_VEX, vex_vsib_q_w_dq_mode }
394 #define VexGdq { OP_VEX, dq_mode }
395 #define VexTmm { OP_VEX, tmm_mode }
396 #define XMVexI4 { OP_REG_VexI4, x_mode }
397 #define XMVexScalarI4 { OP_REG_VexI4, scalar_mode }
398 #define VexI4 { OP_VexI4, 0 }
399 #define PCLMUL { PCLMUL_Fixup, 0 }
400 #define VPCMP { VPCMP_Fixup, 0 }
401 #define VPCOM { VPCOM_Fixup, 0 }
403 #define EXxEVexR { OP_Rounding, evex_rounding_mode }
404 #define EXxEVexR64 { OP_Rounding, evex_rounding_64_mode }
405 #define EXxEVexS { OP_Rounding, evex_sae_mode }
407 #define XMask { OP_Mask, mask_mode }
408 #define MaskG { OP_G, mask_mode }
409 #define MaskE { OP_E, mask_mode }
410 #define MaskBDE { OP_E, mask_bd_mode }
411 #define MaskVex { OP_VEX, mask_mode }
413 #define MVexVSIBDWpX { OP_M, vex_vsib_d_w_dq_mode }
414 #define MVexVSIBDQWpX { OP_M, vex_vsib_d_w_d_mode }
415 #define MVexVSIBQWpX { OP_M, vex_vsib_q_w_dq_mode }
416 #define MVexVSIBQDWpX { OP_M, vex_vsib_q_w_d_mode }
418 #define MVexSIBMEM { OP_M, vex_sibmem_mode }
420 /* Used handle "rep" prefix for string instructions. */
421 #define Xbr { REP_Fixup, eSI_reg }
422 #define Xvr { REP_Fixup, eSI_reg }
423 #define Ybr { REP_Fixup, eDI_reg }
424 #define Yvr { REP_Fixup, eDI_reg }
425 #define Yzr { REP_Fixup, eDI_reg }
426 #define indirDXr { REP_Fixup, indir_dx_reg }
427 #define ALr { REP_Fixup, al_reg }
428 #define eAXr { REP_Fixup, eAX_reg }
430 /* Used handle HLE prefix for lockable instructions. */
431 #define Ebh1 { HLE_Fixup1, b_mode }
432 #define Evh1 { HLE_Fixup1, v_mode }
433 #define Ebh2 { HLE_Fixup2, b_mode }
434 #define Evh2 { HLE_Fixup2, v_mode }
435 #define Ebh3 { HLE_Fixup3, b_mode }
436 #define Evh3 { HLE_Fixup3, v_mode }
438 #define BND { BND_Fixup, 0 }
439 #define NOTRACK { NOTRACK_Fixup, 0 }
441 #define cond_jump_flag { NULL, cond_jump_mode }
442 #define loop_jcxz_flag { NULL, loop_jcxz_mode }
444 /* bits in sizeflag */
445 #define SUFFIX_ALWAYS 4
453 /* byte operand with operand swapped */
455 /* byte operand, sign extend like 'T' suffix */
457 /* operand size depends on prefixes */
459 /* operand size depends on prefixes with operand swapped */
461 /* operand size depends on address prefix */
465 /* double word operand */
467 /* double word operand with operand swapped */
469 /* quad word operand */
471 /* quad word operand with operand swapped */
473 /* ten-byte operand */
475 /* 16-byte XMM, 32-byte YMM or 64-byte ZMM operand. In EVEX with
476 broadcast enabled. */
478 /* Similar to x_mode, but with different EVEX mem shifts. */
480 /* Similar to x_mode, but with yet different EVEX mem shifts. */
482 /* Similar to x_mode, but with disabled broadcast. */
484 /* Similar to x_mode, but with operands swapped and disabled broadcast
487 /* 16-byte XMM operand */
489 /* XMM, XMM or YMM register operand, or quad word, xmmword or ymmword
490 memory operand (depending on vector length). Broadcast isn't
493 /* Same as xmmq_mode, but broadcast is allowed. */
494 evex_half_bcst_xmmq_mode
,
495 /* XMM register or byte memory operand */
497 /* XMM register or word memory operand */
499 /* XMM register or double word memory operand */
501 /* XMM register or quad word memory operand */
503 /* 16-byte XMM, word, double word or quad word operand. */
505 /* 16-byte XMM, double word, quad word operand or xmm word operand. */
507 /* 32-byte YMM operand */
509 /* quad word, ymmword or zmmword memory operand. */
511 /* 32-byte YMM or 16-byte word operand */
515 /* d_mode in 32bit, q_mode in 64bit mode. */
517 /* pair of v_mode operands */
523 /* like v_bnd_mode in 32bit, no RIP-rel in 64bit mode. */
525 /* operand size depends on REX prefixes. */
527 /* registers like dq_mode, memory like w_mode, displacements like
528 v_mode without considering Intel64 ISA. */
532 /* bounds operand with operand swapped */
534 /* 4- or 6-byte pointer operand */
537 /* v_mode for indirect branch opcodes. */
539 /* v_mode for stack-related opcodes. */
541 /* non-quad operand size depends on prefixes */
543 /* 16-byte operand */
545 /* registers like dq_mode, memory like b_mode. */
547 /* registers like d_mode, memory like b_mode. */
549 /* registers like d_mode, memory like w_mode. */
551 /* registers like dq_mode, memory like d_mode. */
553 /* normal vex mode */
556 /* Operand size depends on the VEX.W bit, with VSIB dword indices. */
557 vex_vsib_d_w_dq_mode
,
558 /* Similar to vex_vsib_d_w_dq_mode, with smaller memory. */
560 /* Operand size depends on the VEX.W bit, with VSIB qword indices. */
561 vex_vsib_q_w_dq_mode
,
562 /* Similar to vex_vsib_q_w_dq_mode, with smaller memory. */
564 /* mandatory non-vector SIB. */
567 /* scalar, ignore vector length. */
569 /* like vex_mode, ignore vector length. */
571 /* Operand size depends on the VEX.W bit, ignore vector length. */
572 vex_scalar_w_dq_mode
,
574 /* Static rounding. */
576 /* Static rounding, 64-bit mode only. */
577 evex_rounding_64_mode
,
578 /* Supress all exceptions. */
581 /* Mask register operand. */
583 /* Mask register operand. */
651 #define FLOAT NULL, { { NULL, FLOATCODE } }, 0
653 #define DIS386(T, I) NULL, { { NULL, (T)}, { NULL, (I) } }, 0
654 #define DIS386_PREFIX(T, I, P) NULL, { { NULL, (T)}, { NULL, (I) } }, P
655 #define REG_TABLE(I) DIS386 (USE_REG_TABLE, (I))
656 #define MOD_TABLE(I) DIS386 (USE_MOD_TABLE, (I))
657 #define RM_TABLE(I) DIS386 (USE_RM_TABLE, (I))
658 #define PREFIX_TABLE(I) DIS386 (USE_PREFIX_TABLE, (I))
659 #define X86_64_TABLE(I) DIS386 (USE_X86_64_TABLE, (I))
660 #define THREE_BYTE_TABLE(I) DIS386 (USE_3BYTE_TABLE, (I))
661 #define THREE_BYTE_TABLE_PREFIX(I, P) DIS386_PREFIX (USE_3BYTE_TABLE, (I), P)
662 #define XOP_8F_TABLE(I) DIS386 (USE_XOP_8F_TABLE, (I))
663 #define VEX_C4_TABLE(I) DIS386 (USE_VEX_C4_TABLE, (I))
664 #define VEX_C5_TABLE(I) DIS386 (USE_VEX_C5_TABLE, (I))
665 #define VEX_LEN_TABLE(I) DIS386 (USE_VEX_LEN_TABLE, (I))
666 #define VEX_W_TABLE(I) DIS386 (USE_VEX_W_TABLE, (I))
667 #define EVEX_TABLE(I) DIS386 (USE_EVEX_TABLE, (I))
668 #define EVEX_LEN_TABLE(I) DIS386 (USE_EVEX_LEN_TABLE, (I))
706 REG_VEX_0F3849_X86_64_P_0_W_0_M_1
,
711 REG_0FXOP_09_12_M_1_L_0
,
789 MOD_VEX_0F3849_X86_64_P_0_W_0
,
790 MOD_VEX_0F3849_X86_64_P_2_W_0
,
791 MOD_VEX_0F3849_X86_64_P_3_W_0
,
792 MOD_VEX_0F384B_X86_64_P_1_W_0
,
793 MOD_VEX_0F384B_X86_64_P_2_W_0
,
794 MOD_VEX_0F384B_X86_64_P_3_W_0
,
795 MOD_VEX_0F385C_X86_64_P_1_W_0
,
796 MOD_VEX_0F385E_X86_64_P_0_W_0
,
797 MOD_VEX_0F385E_X86_64_P_1_W_0
,
798 MOD_VEX_0F385E_X86_64_P_2_W_0
,
799 MOD_VEX_0F385E_X86_64_P_3_W_0
,
809 MOD_VEX_0F12_PREFIX_0
,
810 MOD_VEX_0F12_PREFIX_2
,
812 MOD_VEX_0F16_PREFIX_0
,
813 MOD_VEX_0F16_PREFIX_2
,
816 MOD_VEX_W_0_0F41_P_0_LEN_1
,
817 MOD_VEX_W_1_0F41_P_0_LEN_1
,
818 MOD_VEX_W_0_0F41_P_2_LEN_1
,
819 MOD_VEX_W_1_0F41_P_2_LEN_1
,
820 MOD_VEX_W_0_0F42_P_0_LEN_1
,
821 MOD_VEX_W_1_0F42_P_0_LEN_1
,
822 MOD_VEX_W_0_0F42_P_2_LEN_1
,
823 MOD_VEX_W_1_0F42_P_2_LEN_1
,
824 MOD_VEX_W_0_0F44_P_0_LEN_1
,
825 MOD_VEX_W_1_0F44_P_0_LEN_1
,
826 MOD_VEX_W_0_0F44_P_2_LEN_1
,
827 MOD_VEX_W_1_0F44_P_2_LEN_1
,
828 MOD_VEX_W_0_0F45_P_0_LEN_1
,
829 MOD_VEX_W_1_0F45_P_0_LEN_1
,
830 MOD_VEX_W_0_0F45_P_2_LEN_1
,
831 MOD_VEX_W_1_0F45_P_2_LEN_1
,
832 MOD_VEX_W_0_0F46_P_0_LEN_1
,
833 MOD_VEX_W_1_0F46_P_0_LEN_1
,
834 MOD_VEX_W_0_0F46_P_2_LEN_1
,
835 MOD_VEX_W_1_0F46_P_2_LEN_1
,
836 MOD_VEX_W_0_0F47_P_0_LEN_1
,
837 MOD_VEX_W_1_0F47_P_0_LEN_1
,
838 MOD_VEX_W_0_0F47_P_2_LEN_1
,
839 MOD_VEX_W_1_0F47_P_2_LEN_1
,
840 MOD_VEX_W_0_0F4A_P_0_LEN_1
,
841 MOD_VEX_W_1_0F4A_P_0_LEN_1
,
842 MOD_VEX_W_0_0F4A_P_2_LEN_1
,
843 MOD_VEX_W_1_0F4A_P_2_LEN_1
,
844 MOD_VEX_W_0_0F4B_P_0_LEN_1
,
845 MOD_VEX_W_1_0F4B_P_0_LEN_1
,
846 MOD_VEX_W_0_0F4B_P_2_LEN_1
,
858 MOD_VEX_W_0_0F91_P_0_LEN_0
,
859 MOD_VEX_W_1_0F91_P_0_LEN_0
,
860 MOD_VEX_W_0_0F91_P_2_LEN_0
,
861 MOD_VEX_W_1_0F91_P_2_LEN_0
,
862 MOD_VEX_W_0_0F92_P_0_LEN_0
,
863 MOD_VEX_W_0_0F92_P_2_LEN_0
,
864 MOD_VEX_0F92_P_3_LEN_0
,
865 MOD_VEX_W_0_0F93_P_0_LEN_0
,
866 MOD_VEX_W_0_0F93_P_2_LEN_0
,
867 MOD_VEX_0F93_P_3_LEN_0
,
868 MOD_VEX_W_0_0F98_P_0_LEN_0
,
869 MOD_VEX_W_1_0F98_P_0_LEN_0
,
870 MOD_VEX_W_0_0F98_P_2_LEN_0
,
871 MOD_VEX_W_1_0F98_P_2_LEN_0
,
872 MOD_VEX_W_0_0F99_P_0_LEN_0
,
873 MOD_VEX_W_1_0F99_P_0_LEN_0
,
874 MOD_VEX_W_0_0F99_P_2_LEN_0
,
875 MOD_VEX_W_1_0F99_P_2_LEN_0
,
880 MOD_VEX_0FF0_PREFIX_3
,
897 MOD_EVEX_0F12_PREFIX_0
,
898 MOD_EVEX_0F12_PREFIX_2
,
900 MOD_EVEX_0F16_PREFIX_0
,
901 MOD_EVEX_0F16_PREFIX_2
,
909 MOD_EVEX_0F382A_P_1_W_1
,
911 MOD_EVEX_0F383A_P_1_W_0
,
919 MOD_EVEX_0F38C6_REG_1
,
920 MOD_EVEX_0F38C6_REG_2
,
921 MOD_EVEX_0F38C6_REG_5
,
922 MOD_EVEX_0F38C6_REG_6
,
923 MOD_EVEX_0F38C7_REG_1
,
924 MOD_EVEX_0F38C7_REG_2
,
925 MOD_EVEX_0F38C7_REG_5
,
926 MOD_EVEX_0F38C7_REG_6
939 RM_0F1E_P_1_MOD_3_REG_7
,
940 RM_0FAE_REG_6_MOD_3_P_0
,
942 RM_VEX_0F3849_X86_64_P_0_W_0_M_1_R_0
948 PREFIX_0F01_REG_3_RM_1
,
949 PREFIX_0F01_REG_5_MOD_0
,
950 PREFIX_0F01_REG_5_MOD_3_RM_0
,
951 PREFIX_0F01_REG_5_MOD_3_RM_1
,
952 PREFIX_0F01_REG_5_MOD_3_RM_2
,
953 PREFIX_0F01_REG_7_MOD_3_RM_2
,
991 PREFIX_0FAE_REG_0_MOD_3
,
992 PREFIX_0FAE_REG_1_MOD_3
,
993 PREFIX_0FAE_REG_2_MOD_3
,
994 PREFIX_0FAE_REG_3_MOD_3
,
995 PREFIX_0FAE_REG_4_MOD_0
,
996 PREFIX_0FAE_REG_4_MOD_3
,
997 PREFIX_0FAE_REG_5_MOD_3
,
998 PREFIX_0FAE_REG_6_MOD_0
,
999 PREFIX_0FAE_REG_6_MOD_3
,
1000 PREFIX_0FAE_REG_7_MOD_0
,
1005 PREFIX_0FC7_REG_6_MOD_0
,
1006 PREFIX_0FC7_REG_6_MOD_3
,
1007 PREFIX_0FC7_REG_7_MOD_3
,
1062 PREFIX_VEX_0F3849_X86_64
,
1063 PREFIX_VEX_0F384B_X86_64
,
1064 PREFIX_VEX_0F385C_X86_64
,
1065 PREFIX_VEX_0F385E_X86_64
,
1176 THREE_BYTE_0F38
= 0,
1203 VEX_LEN_0F12_P_0_M_0
= 0,
1204 VEX_LEN_0F12_P_0_M_1
,
1205 #define VEX_LEN_0F12_P_2_M_0 VEX_LEN_0F12_P_0_M_0
1207 VEX_LEN_0F16_P_0_M_0
,
1208 VEX_LEN_0F16_P_0_M_1
,
1209 #define VEX_LEN_0F16_P_2_M_0 VEX_LEN_0F16_P_0_M_0
1245 VEX_LEN_0FAE_R_2_M_0
,
1246 VEX_LEN_0FAE_R_3_M_0
,
1256 VEX_LEN_0F3849_X86_64_P_0_W_0_M_0
,
1257 VEX_LEN_0F3849_X86_64_P_0_W_0_M_1_REG_0_RM_0
,
1258 VEX_LEN_0F3849_X86_64_P_2_W_0_M_0
,
1259 VEX_LEN_0F3849_X86_64_P_3_W_0_M_0
,
1260 VEX_LEN_0F384B_X86_64_P_1_W_0_M_0
,
1261 VEX_LEN_0F384B_X86_64_P_2_W_0_M_0
,
1262 VEX_LEN_0F384B_X86_64_P_3_W_0_M_0
,
1264 VEX_LEN_0F385C_X86_64_P_1_W_0_M_0
,
1265 VEX_LEN_0F385E_X86_64_P_0_W_0_M_0
,
1266 VEX_LEN_0F385E_X86_64_P_1_W_0_M_0
,
1267 VEX_LEN_0F385E_X86_64_P_2_W_0_M_0
,
1268 VEX_LEN_0F385E_X86_64_P_3_W_0_M_0
,
1308 VEX_LEN_0FXOP_08_85
,
1309 VEX_LEN_0FXOP_08_86
,
1310 VEX_LEN_0FXOP_08_87
,
1311 VEX_LEN_0FXOP_08_8E
,
1312 VEX_LEN_0FXOP_08_8F
,
1313 VEX_LEN_0FXOP_08_95
,
1314 VEX_LEN_0FXOP_08_96
,
1315 VEX_LEN_0FXOP_08_97
,
1316 VEX_LEN_0FXOP_08_9E
,
1317 VEX_LEN_0FXOP_08_9F
,
1318 VEX_LEN_0FXOP_08_A3
,
1319 VEX_LEN_0FXOP_08_A6
,
1320 VEX_LEN_0FXOP_08_B6
,
1321 VEX_LEN_0FXOP_08_C0
,
1322 VEX_LEN_0FXOP_08_C1
,
1323 VEX_LEN_0FXOP_08_C2
,
1324 VEX_LEN_0FXOP_08_C3
,
1325 VEX_LEN_0FXOP_08_CC
,
1326 VEX_LEN_0FXOP_08_CD
,
1327 VEX_LEN_0FXOP_08_CE
,
1328 VEX_LEN_0FXOP_08_CF
,
1329 VEX_LEN_0FXOP_08_EC
,
1330 VEX_LEN_0FXOP_08_ED
,
1331 VEX_LEN_0FXOP_08_EE
,
1332 VEX_LEN_0FXOP_08_EF
,
1333 VEX_LEN_0FXOP_09_01
,
1334 VEX_LEN_0FXOP_09_02
,
1335 VEX_LEN_0FXOP_09_12_M_1
,
1336 VEX_LEN_0FXOP_09_82_W_0
,
1337 VEX_LEN_0FXOP_09_83_W_0
,
1338 VEX_LEN_0FXOP_09_90
,
1339 VEX_LEN_0FXOP_09_91
,
1340 VEX_LEN_0FXOP_09_92
,
1341 VEX_LEN_0FXOP_09_93
,
1342 VEX_LEN_0FXOP_09_94
,
1343 VEX_LEN_0FXOP_09_95
,
1344 VEX_LEN_0FXOP_09_96
,
1345 VEX_LEN_0FXOP_09_97
,
1346 VEX_LEN_0FXOP_09_98
,
1347 VEX_LEN_0FXOP_09_99
,
1348 VEX_LEN_0FXOP_09_9A
,
1349 VEX_LEN_0FXOP_09_9B
,
1350 VEX_LEN_0FXOP_09_C1
,
1351 VEX_LEN_0FXOP_09_C2
,
1352 VEX_LEN_0FXOP_09_C3
,
1353 VEX_LEN_0FXOP_09_C6
,
1354 VEX_LEN_0FXOP_09_C7
,
1355 VEX_LEN_0FXOP_09_CB
,
1356 VEX_LEN_0FXOP_09_D1
,
1357 VEX_LEN_0FXOP_09_D2
,
1358 VEX_LEN_0FXOP_09_D3
,
1359 VEX_LEN_0FXOP_09_D6
,
1360 VEX_LEN_0FXOP_09_D7
,
1361 VEX_LEN_0FXOP_09_DB
,
1362 VEX_LEN_0FXOP_09_E1
,
1363 VEX_LEN_0FXOP_09_E2
,
1364 VEX_LEN_0FXOP_09_E3
,
1365 VEX_LEN_0FXOP_0A_12
,
1377 EVEX_LEN_0F3819_W_0
,
1378 EVEX_LEN_0F3819_W_1
,
1379 EVEX_LEN_0F381A_W_0_M_0
,
1380 EVEX_LEN_0F381A_W_1_M_0
,
1381 EVEX_LEN_0F381B_W_0_M_0
,
1382 EVEX_LEN_0F381B_W_1_M_0
,
1384 EVEX_LEN_0F385A_W_0_M_0
,
1385 EVEX_LEN_0F385A_W_1_M_0
,
1386 EVEX_LEN_0F385B_W_0_M_0
,
1387 EVEX_LEN_0F385B_W_1_M_0
,
1388 EVEX_LEN_0F38C6_R_1_M_0
,
1389 EVEX_LEN_0F38C6_R_2_M_0
,
1390 EVEX_LEN_0F38C6_R_5_M_0
,
1391 EVEX_LEN_0F38C6_R_6_M_0
,
1392 EVEX_LEN_0F38C7_R_1_M_0_W_0
,
1393 EVEX_LEN_0F38C7_R_1_M_0_W_1
,
1394 EVEX_LEN_0F38C7_R_2_M_0_W_0
,
1395 EVEX_LEN_0F38C7_R_2_M_0_W_1
,
1396 EVEX_LEN_0F38C7_R_5_M_0_W_0
,
1397 EVEX_LEN_0F38C7_R_5_M_0_W_1
,
1398 EVEX_LEN_0F38C7_R_6_M_0_W_0
,
1399 EVEX_LEN_0F38C7_R_6_M_0_W_1
,
1400 EVEX_LEN_0F3A00_W_1
,
1401 EVEX_LEN_0F3A01_W_1
,
1406 EVEX_LEN_0F3A18_W_0
,
1407 EVEX_LEN_0F3A18_W_1
,
1408 EVEX_LEN_0F3A19_W_0
,
1409 EVEX_LEN_0F3A19_W_1
,
1410 EVEX_LEN_0F3A1A_W_0
,
1411 EVEX_LEN_0F3A1A_W_1
,
1412 EVEX_LEN_0F3A1B_W_0
,
1413 EVEX_LEN_0F3A1B_W_1
,
1415 EVEX_LEN_0F3A21_W_0
,
1417 EVEX_LEN_0F3A23_W_0
,
1418 EVEX_LEN_0F3A23_W_1
,
1419 EVEX_LEN_0F3A38_W_0
,
1420 EVEX_LEN_0F3A38_W_1
,
1421 EVEX_LEN_0F3A39_W_0
,
1422 EVEX_LEN_0F3A39_W_1
,
1423 EVEX_LEN_0F3A3A_W_0
,
1424 EVEX_LEN_0F3A3A_W_1
,
1425 EVEX_LEN_0F3A3B_W_0
,
1426 EVEX_LEN_0F3A3B_W_1
,
1427 EVEX_LEN_0F3A43_W_0
,
1433 VEX_W_0F41_P_0_LEN_1
= 0,
1434 VEX_W_0F41_P_2_LEN_1
,
1435 VEX_W_0F42_P_0_LEN_1
,
1436 VEX_W_0F42_P_2_LEN_1
,
1437 VEX_W_0F44_P_0_LEN_0
,
1438 VEX_W_0F44_P_2_LEN_0
,
1439 VEX_W_0F45_P_0_LEN_1
,
1440 VEX_W_0F45_P_2_LEN_1
,
1441 VEX_W_0F46_P_0_LEN_1
,
1442 VEX_W_0F46_P_2_LEN_1
,
1443 VEX_W_0F47_P_0_LEN_1
,
1444 VEX_W_0F47_P_2_LEN_1
,
1445 VEX_W_0F4A_P_0_LEN_1
,
1446 VEX_W_0F4A_P_2_LEN_1
,
1447 VEX_W_0F4B_P_0_LEN_1
,
1448 VEX_W_0F4B_P_2_LEN_1
,
1449 VEX_W_0F90_P_0_LEN_0
,
1450 VEX_W_0F90_P_2_LEN_0
,
1451 VEX_W_0F91_P_0_LEN_0
,
1452 VEX_W_0F91_P_2_LEN_0
,
1453 VEX_W_0F92_P_0_LEN_0
,
1454 VEX_W_0F92_P_2_LEN_0
,
1455 VEX_W_0F93_P_0_LEN_0
,
1456 VEX_W_0F93_P_2_LEN_0
,
1457 VEX_W_0F98_P_0_LEN_0
,
1458 VEX_W_0F98_P_2_LEN_0
,
1459 VEX_W_0F99_P_0_LEN_0
,
1460 VEX_W_0F99_P_2_LEN_0
,
1469 VEX_W_0F381A_M_0_L_1
,
1476 VEX_W_0F3849_X86_64_P_0
,
1477 VEX_W_0F3849_X86_64_P_2
,
1478 VEX_W_0F3849_X86_64_P_3
,
1479 VEX_W_0F384B_X86_64_P_1
,
1480 VEX_W_0F384B_X86_64_P_2
,
1481 VEX_W_0F384B_X86_64_P_3
,
1484 VEX_W_0F385A_M_0_L_0
,
1485 VEX_W_0F385C_X86_64_P_1
,
1486 VEX_W_0F385E_X86_64_P_0
,
1487 VEX_W_0F385E_X86_64_P_1
,
1488 VEX_W_0F385E_X86_64_P_2
,
1489 VEX_W_0F385E_X86_64_P_3
,
1511 VEX_W_0FXOP_08_85_L_0
,
1512 VEX_W_0FXOP_08_86_L_0
,
1513 VEX_W_0FXOP_08_87_L_0
,
1514 VEX_W_0FXOP_08_8E_L_0
,
1515 VEX_W_0FXOP_08_8F_L_0
,
1516 VEX_W_0FXOP_08_95_L_0
,
1517 VEX_W_0FXOP_08_96_L_0
,
1518 VEX_W_0FXOP_08_97_L_0
,
1519 VEX_W_0FXOP_08_9E_L_0
,
1520 VEX_W_0FXOP_08_9F_L_0
,
1521 VEX_W_0FXOP_08_A6_L_0
,
1522 VEX_W_0FXOP_08_B6_L_0
,
1523 VEX_W_0FXOP_08_C0_L_0
,
1524 VEX_W_0FXOP_08_C1_L_0
,
1525 VEX_W_0FXOP_08_C2_L_0
,
1526 VEX_W_0FXOP_08_C3_L_0
,
1527 VEX_W_0FXOP_08_CC_L_0
,
1528 VEX_W_0FXOP_08_CD_L_0
,
1529 VEX_W_0FXOP_08_CE_L_0
,
1530 VEX_W_0FXOP_08_CF_L_0
,
1531 VEX_W_0FXOP_08_EC_L_0
,
1532 VEX_W_0FXOP_08_ED_L_0
,
1533 VEX_W_0FXOP_08_EE_L_0
,
1534 VEX_W_0FXOP_08_EF_L_0
,
1540 VEX_W_0FXOP_09_C1_L_0
,
1541 VEX_W_0FXOP_09_C2_L_0
,
1542 VEX_W_0FXOP_09_C3_L_0
,
1543 VEX_W_0FXOP_09_C6_L_0
,
1544 VEX_W_0FXOP_09_C7_L_0
,
1545 VEX_W_0FXOP_09_CB_L_0
,
1546 VEX_W_0FXOP_09_D1_L_0
,
1547 VEX_W_0FXOP_09_D2_L_0
,
1548 VEX_W_0FXOP_09_D3_L_0
,
1549 VEX_W_0FXOP_09_D6_L_0
,
1550 VEX_W_0FXOP_09_D7_L_0
,
1551 VEX_W_0FXOP_09_DB_L_0
,
1552 VEX_W_0FXOP_09_E1_L_0
,
1553 VEX_W_0FXOP_09_E2_L_0
,
1554 VEX_W_0FXOP_09_E3_L_0
,
1560 EVEX_W_0F12_P_0_M_1
,
1563 EVEX_W_0F16_P_0_M_1
,
1683 EVEX_W_0F38C7_R_1_M_0
,
1684 EVEX_W_0F38C7_R_2_M_0
,
1685 EVEX_W_0F38C7_R_5_M_0
,
1686 EVEX_W_0F38C7_R_6_M_0
,
1711 typedef void (*op_rtn
) (int bytemode
, int sizeflag
);
1720 unsigned int prefix_requirement
;
1723 /* Upper case letters in the instruction names here are macros.
1724 'A' => print 'b' if no register operands or suffix_always is true
1725 'B' => print 'b' if suffix_always is true
1726 'C' => print 's' or 'l' ('w' or 'd' in Intel mode) depending on operand
1728 'D' => print 'w' if no register operands or 'w', 'l' or 'q', if
1729 suffix_always is true
1730 'E' => print 'e' if 32-bit form of jcxz
1731 'F' => print 'w' or 'l' depending on address size prefix (loop insns)
1732 'G' => print 'w' or 'l' depending on operand size prefix (i/o insns)
1733 'H' => print ",pt" or ",pn" branch hint
1736 'K' => print 'd' or 'q' if rex prefix is present.
1738 'M' => print 'r' if intel_mnemonic is false.
1739 'N' => print 'n' if instruction has no wait "prefix"
1740 'O' => print 'd' or 'o' (or 'q' in Intel mode)
1741 'P' => print 'w', 'l' or 'q' if instruction has an operand size prefix,
1742 or suffix_always is true. print 'q' if rex prefix is present.
1743 'Q' => print 'w', 'l' or 'q' for memory operand or suffix_always
1745 'R' => print 'w', 'l' or 'q' ('d' for 'l' and 'e' in Intel mode)
1746 'S' => print 'w', 'l' or 'q' if suffix_always is true
1747 'T' => print 'q' in 64bit mode if instruction has no operand size
1748 prefix and behave as 'P' otherwise
1749 'U' => print 'q' in 64bit mode if instruction has no operand size
1750 prefix and behave as 'Q' otherwise
1751 'V' => print 'q' in 64bit mode if instruction has no operand size
1752 prefix and behave as 'S' otherwise
1753 'W' => print 'b', 'w' or 'l' ('d' in Intel mode)
1754 'X' => print 's', 'd' depending on data16 prefix (for XMM)
1756 'Z' => print 'q' in 64bit mode and 'l' otherwise, if suffix_always is true.
1757 '!' => change condition from true to false or from false to true.
1758 '%' => add 1 upper case letter to the macro.
1759 '^' => print 'w', 'l', or 'q' (Intel64 ISA only) depending on operand size
1760 prefix or suffix_always is true (lcall/ljmp).
1761 '@' => print 'q' for Intel64 ISA, 'w' or 'q' for AMD64 ISA depending
1762 on operand size prefix.
1763 '&' => print 'q' in 64bit mode for Intel64 ISA or if instruction
1764 has no operand size prefix for AMD64 ISA, behave as 'P'
1767 2 upper case letter macros:
1768 "XY" => print 'x' or 'y' if suffix_always is true or no register
1769 operands and no broadcast.
1770 "XZ" => print 'x', 'y', or 'z' if suffix_always is true or no
1771 register operands and no broadcast.
1772 "XW" => print 's', 'd' depending on the VEX.W bit (for FMA)
1773 "LQ" => print 'l' ('d' in Intel mode) or 'q' for memory operand, cond
1774 being false, or no operand at all in 64bit mode, or if suffix_always
1776 "LB" => print "abs" in 64bit mode and behave as 'B' otherwise
1777 "LS" => print "abs" in 64bit mode and behave as 'S' otherwise
1778 "LV" => print "abs" for 64bit operand and behave as 'S' otherwise
1779 "DQ" => print 'd' or 'q' depending on the VEX.W bit
1780 "BW" => print 'b' or 'w' depending on the VEX.W bit
1781 "LP" => print 'w' or 'l' ('d' in Intel mode) if instruction has
1782 an operand size prefix, or suffix_always is true. print
1783 'q' if rex prefix is present.
1785 Many of the above letters print nothing in Intel mode. See "putop"
1788 Braces '{' and '}', and vertical bars '|', indicate alternative
1789 mnemonic strings for AT&T and Intel. */
1791 static const struct dis386 dis386
[] = {
1793 { "addB", { Ebh1
, Gb
}, 0 },
1794 { "addS", { Evh1
, Gv
}, 0 },
1795 { "addB", { Gb
, EbS
}, 0 },
1796 { "addS", { Gv
, EvS
}, 0 },
1797 { "addB", { AL
, Ib
}, 0 },
1798 { "addS", { eAX
, Iv
}, 0 },
1799 { X86_64_TABLE (X86_64_06
) },
1800 { X86_64_TABLE (X86_64_07
) },
1802 { "orB", { Ebh1
, Gb
}, 0 },
1803 { "orS", { Evh1
, Gv
}, 0 },
1804 { "orB", { Gb
, EbS
}, 0 },
1805 { "orS", { Gv
, EvS
}, 0 },
1806 { "orB", { AL
, Ib
}, 0 },
1807 { "orS", { eAX
, Iv
}, 0 },
1808 { X86_64_TABLE (X86_64_0E
) },
1809 { Bad_Opcode
}, /* 0x0f extended opcode escape */
1811 { "adcB", { Ebh1
, Gb
}, 0 },
1812 { "adcS", { Evh1
, Gv
}, 0 },
1813 { "adcB", { Gb
, EbS
}, 0 },
1814 { "adcS", { Gv
, EvS
}, 0 },
1815 { "adcB", { AL
, Ib
}, 0 },
1816 { "adcS", { eAX
, Iv
}, 0 },
1817 { X86_64_TABLE (X86_64_16
) },
1818 { X86_64_TABLE (X86_64_17
) },
1820 { "sbbB", { Ebh1
, Gb
}, 0 },
1821 { "sbbS", { Evh1
, Gv
}, 0 },
1822 { "sbbB", { Gb
, EbS
}, 0 },
1823 { "sbbS", { Gv
, EvS
}, 0 },
1824 { "sbbB", { AL
, Ib
}, 0 },
1825 { "sbbS", { eAX
, Iv
}, 0 },
1826 { X86_64_TABLE (X86_64_1E
) },
1827 { X86_64_TABLE (X86_64_1F
) },
1829 { "andB", { Ebh1
, Gb
}, 0 },
1830 { "andS", { Evh1
, Gv
}, 0 },
1831 { "andB", { Gb
, EbS
}, 0 },
1832 { "andS", { Gv
, EvS
}, 0 },
1833 { "andB", { AL
, Ib
}, 0 },
1834 { "andS", { eAX
, Iv
}, 0 },
1835 { Bad_Opcode
}, /* SEG ES prefix */
1836 { X86_64_TABLE (X86_64_27
) },
1838 { "subB", { Ebh1
, Gb
}, 0 },
1839 { "subS", { Evh1
, Gv
}, 0 },
1840 { "subB", { Gb
, EbS
}, 0 },
1841 { "subS", { Gv
, EvS
}, 0 },
1842 { "subB", { AL
, Ib
}, 0 },
1843 { "subS", { eAX
, Iv
}, 0 },
1844 { Bad_Opcode
}, /* SEG CS prefix */
1845 { X86_64_TABLE (X86_64_2F
) },
1847 { "xorB", { Ebh1
, Gb
}, 0 },
1848 { "xorS", { Evh1
, Gv
}, 0 },
1849 { "xorB", { Gb
, EbS
}, 0 },
1850 { "xorS", { Gv
, EvS
}, 0 },
1851 { "xorB", { AL
, Ib
}, 0 },
1852 { "xorS", { eAX
, Iv
}, 0 },
1853 { Bad_Opcode
}, /* SEG SS prefix */
1854 { X86_64_TABLE (X86_64_37
) },
1856 { "cmpB", { Eb
, Gb
}, 0 },
1857 { "cmpS", { Ev
, Gv
}, 0 },
1858 { "cmpB", { Gb
, EbS
}, 0 },
1859 { "cmpS", { Gv
, EvS
}, 0 },
1860 { "cmpB", { AL
, Ib
}, 0 },
1861 { "cmpS", { eAX
, Iv
}, 0 },
1862 { Bad_Opcode
}, /* SEG DS prefix */
1863 { X86_64_TABLE (X86_64_3F
) },
1865 { "inc{S|}", { RMeAX
}, 0 },
1866 { "inc{S|}", { RMeCX
}, 0 },
1867 { "inc{S|}", { RMeDX
}, 0 },
1868 { "inc{S|}", { RMeBX
}, 0 },
1869 { "inc{S|}", { RMeSP
}, 0 },
1870 { "inc{S|}", { RMeBP
}, 0 },
1871 { "inc{S|}", { RMeSI
}, 0 },
1872 { "inc{S|}", { RMeDI
}, 0 },
1874 { "dec{S|}", { RMeAX
}, 0 },
1875 { "dec{S|}", { RMeCX
}, 0 },
1876 { "dec{S|}", { RMeDX
}, 0 },
1877 { "dec{S|}", { RMeBX
}, 0 },
1878 { "dec{S|}", { RMeSP
}, 0 },
1879 { "dec{S|}", { RMeBP
}, 0 },
1880 { "dec{S|}", { RMeSI
}, 0 },
1881 { "dec{S|}", { RMeDI
}, 0 },
1883 { "pushV", { RMrAX
}, 0 },
1884 { "pushV", { RMrCX
}, 0 },
1885 { "pushV", { RMrDX
}, 0 },
1886 { "pushV", { RMrBX
}, 0 },
1887 { "pushV", { RMrSP
}, 0 },
1888 { "pushV", { RMrBP
}, 0 },
1889 { "pushV", { RMrSI
}, 0 },
1890 { "pushV", { RMrDI
}, 0 },
1892 { "popV", { RMrAX
}, 0 },
1893 { "popV", { RMrCX
}, 0 },
1894 { "popV", { RMrDX
}, 0 },
1895 { "popV", { RMrBX
}, 0 },
1896 { "popV", { RMrSP
}, 0 },
1897 { "popV", { RMrBP
}, 0 },
1898 { "popV", { RMrSI
}, 0 },
1899 { "popV", { RMrDI
}, 0 },
1901 { X86_64_TABLE (X86_64_60
) },
1902 { X86_64_TABLE (X86_64_61
) },
1903 { X86_64_TABLE (X86_64_62
) },
1904 { X86_64_TABLE (X86_64_63
) },
1905 { Bad_Opcode
}, /* seg fs */
1906 { Bad_Opcode
}, /* seg gs */
1907 { Bad_Opcode
}, /* op size prefix */
1908 { Bad_Opcode
}, /* adr size prefix */
1910 { "pushT", { sIv
}, 0 },
1911 { "imulS", { Gv
, Ev
, Iv
}, 0 },
1912 { "pushT", { sIbT
}, 0 },
1913 { "imulS", { Gv
, Ev
, sIb
}, 0 },
1914 { "ins{b|}", { Ybr
, indirDX
}, 0 },
1915 { X86_64_TABLE (X86_64_6D
) },
1916 { "outs{b|}", { indirDXr
, Xb
}, 0 },
1917 { X86_64_TABLE (X86_64_6F
) },
1919 { "joH", { Jb
, BND
, cond_jump_flag
}, 0 },
1920 { "jnoH", { Jb
, BND
, cond_jump_flag
}, 0 },
1921 { "jbH", { Jb
, BND
, cond_jump_flag
}, 0 },
1922 { "jaeH", { Jb
, BND
, cond_jump_flag
}, 0 },
1923 { "jeH", { Jb
, BND
, cond_jump_flag
}, 0 },
1924 { "jneH", { Jb
, BND
, cond_jump_flag
}, 0 },
1925 { "jbeH", { Jb
, BND
, cond_jump_flag
}, 0 },
1926 { "jaH", { Jb
, BND
, cond_jump_flag
}, 0 },
1928 { "jsH", { Jb
, BND
, cond_jump_flag
}, 0 },
1929 { "jnsH", { Jb
, BND
, cond_jump_flag
}, 0 },
1930 { "jpH", { Jb
, BND
, cond_jump_flag
}, 0 },
1931 { "jnpH", { Jb
, BND
, cond_jump_flag
}, 0 },
1932 { "jlH", { Jb
, BND
, cond_jump_flag
}, 0 },
1933 { "jgeH", { Jb
, BND
, cond_jump_flag
}, 0 },
1934 { "jleH", { Jb
, BND
, cond_jump_flag
}, 0 },
1935 { "jgH", { Jb
, BND
, cond_jump_flag
}, 0 },
1937 { REG_TABLE (REG_80
) },
1938 { REG_TABLE (REG_81
) },
1939 { X86_64_TABLE (X86_64_82
) },
1940 { REG_TABLE (REG_83
) },
1941 { "testB", { Eb
, Gb
}, 0 },
1942 { "testS", { Ev
, Gv
}, 0 },
1943 { "xchgB", { Ebh2
, Gb
}, 0 },
1944 { "xchgS", { Evh2
, Gv
}, 0 },
1946 { "movB", { Ebh3
, Gb
}, 0 },
1947 { "movS", { Evh3
, Gv
}, 0 },
1948 { "movB", { Gb
, EbS
}, 0 },
1949 { "movS", { Gv
, EvS
}, 0 },
1950 { "movD", { Sv
, Sw
}, 0 },
1951 { MOD_TABLE (MOD_8D
) },
1952 { "movD", { Sw
, Sv
}, 0 },
1953 { REG_TABLE (REG_8F
) },
1955 { PREFIX_TABLE (PREFIX_90
) },
1956 { "xchgS", { RMeCX
, eAX
}, 0 },
1957 { "xchgS", { RMeDX
, eAX
}, 0 },
1958 { "xchgS", { RMeBX
, eAX
}, 0 },
1959 { "xchgS", { RMeSP
, eAX
}, 0 },
1960 { "xchgS", { RMeBP
, eAX
}, 0 },
1961 { "xchgS", { RMeSI
, eAX
}, 0 },
1962 { "xchgS", { RMeDI
, eAX
}, 0 },
1964 { "cW{t|}R", { XX
}, 0 },
1965 { "cR{t|}O", { XX
}, 0 },
1966 { X86_64_TABLE (X86_64_9A
) },
1967 { Bad_Opcode
}, /* fwait */
1968 { "pushfT", { XX
}, 0 },
1969 { "popfT", { XX
}, 0 },
1970 { "sahf", { XX
}, 0 },
1971 { "lahf", { XX
}, 0 },
1973 { "mov%LB", { AL
, Ob
}, 0 },
1974 { "mov%LS", { eAX
, Ov
}, 0 },
1975 { "mov%LB", { Ob
, AL
}, 0 },
1976 { "mov%LS", { Ov
, eAX
}, 0 },
1977 { "movs{b|}", { Ybr
, Xb
}, 0 },
1978 { "movs{R|}", { Yvr
, Xv
}, 0 },
1979 { "cmps{b|}", { Xb
, Yb
}, 0 },
1980 { "cmps{R|}", { Xv
, Yv
}, 0 },
1982 { "testB", { AL
, Ib
}, 0 },
1983 { "testS", { eAX
, Iv
}, 0 },
1984 { "stosB", { Ybr
, AL
}, 0 },
1985 { "stosS", { Yvr
, eAX
}, 0 },
1986 { "lodsB", { ALr
, Xb
}, 0 },
1987 { "lodsS", { eAXr
, Xv
}, 0 },
1988 { "scasB", { AL
, Yb
}, 0 },
1989 { "scasS", { eAX
, Yv
}, 0 },
1991 { "movB", { RMAL
, Ib
}, 0 },
1992 { "movB", { RMCL
, Ib
}, 0 },
1993 { "movB", { RMDL
, Ib
}, 0 },
1994 { "movB", { RMBL
, Ib
}, 0 },
1995 { "movB", { RMAH
, Ib
}, 0 },
1996 { "movB", { RMCH
, Ib
}, 0 },
1997 { "movB", { RMDH
, Ib
}, 0 },
1998 { "movB", { RMBH
, Ib
}, 0 },
2000 { "mov%LV", { RMeAX
, Iv64
}, 0 },
2001 { "mov%LV", { RMeCX
, Iv64
}, 0 },
2002 { "mov%LV", { RMeDX
, Iv64
}, 0 },
2003 { "mov%LV", { RMeBX
, Iv64
}, 0 },
2004 { "mov%LV", { RMeSP
, Iv64
}, 0 },
2005 { "mov%LV", { RMeBP
, Iv64
}, 0 },
2006 { "mov%LV", { RMeSI
, Iv64
}, 0 },
2007 { "mov%LV", { RMeDI
, Iv64
}, 0 },
2009 { REG_TABLE (REG_C0
) },
2010 { REG_TABLE (REG_C1
) },
2011 { X86_64_TABLE (X86_64_C2
) },
2012 { X86_64_TABLE (X86_64_C3
) },
2013 { X86_64_TABLE (X86_64_C4
) },
2014 { X86_64_TABLE (X86_64_C5
) },
2015 { REG_TABLE (REG_C6
) },
2016 { REG_TABLE (REG_C7
) },
2018 { "enterT", { Iw
, Ib
}, 0 },
2019 { "leaveT", { XX
}, 0 },
2020 { "{l|}ret{|f}P", { Iw
}, 0 },
2021 { "{l|}ret{|f}P", { XX
}, 0 },
2022 { "int3", { XX
}, 0 },
2023 { "int", { Ib
}, 0 },
2024 { X86_64_TABLE (X86_64_CE
) },
2025 { "iret%LP", { XX
}, 0 },
2027 { REG_TABLE (REG_D0
) },
2028 { REG_TABLE (REG_D1
) },
2029 { REG_TABLE (REG_D2
) },
2030 { REG_TABLE (REG_D3
) },
2031 { X86_64_TABLE (X86_64_D4
) },
2032 { X86_64_TABLE (X86_64_D5
) },
2034 { "xlat", { DSBX
}, 0 },
2045 { "loopneFH", { Jb
, XX
, loop_jcxz_flag
}, 0 },
2046 { "loopeFH", { Jb
, XX
, loop_jcxz_flag
}, 0 },
2047 { "loopFH", { Jb
, XX
, loop_jcxz_flag
}, 0 },
2048 { "jEcxzH", { Jb
, XX
, loop_jcxz_flag
}, 0 },
2049 { "inB", { AL
, Ib
}, 0 },
2050 { "inG", { zAX
, Ib
}, 0 },
2051 { "outB", { Ib
, AL
}, 0 },
2052 { "outG", { Ib
, zAX
}, 0 },
2054 { X86_64_TABLE (X86_64_E8
) },
2055 { X86_64_TABLE (X86_64_E9
) },
2056 { X86_64_TABLE (X86_64_EA
) },
2057 { "jmp", { Jb
, BND
}, 0 },
2058 { "inB", { AL
, indirDX
}, 0 },
2059 { "inG", { zAX
, indirDX
}, 0 },
2060 { "outB", { indirDX
, AL
}, 0 },
2061 { "outG", { indirDX
, zAX
}, 0 },
2063 { Bad_Opcode
}, /* lock prefix */
2064 { "icebp", { XX
}, 0 },
2065 { Bad_Opcode
}, /* repne */
2066 { Bad_Opcode
}, /* repz */
2067 { "hlt", { XX
}, 0 },
2068 { "cmc", { XX
}, 0 },
2069 { REG_TABLE (REG_F6
) },
2070 { REG_TABLE (REG_F7
) },
2072 { "clc", { XX
}, 0 },
2073 { "stc", { XX
}, 0 },
2074 { "cli", { XX
}, 0 },
2075 { "sti", { XX
}, 0 },
2076 { "cld", { XX
}, 0 },
2077 { "std", { XX
}, 0 },
2078 { REG_TABLE (REG_FE
) },
2079 { REG_TABLE (REG_FF
) },
2082 static const struct dis386 dis386_twobyte
[] = {
2084 { REG_TABLE (REG_0F00
) },
2085 { REG_TABLE (REG_0F01
) },
2086 { "larS", { Gv
, Ew
}, 0 },
2087 { "lslS", { Gv
, Ew
}, 0 },
2089 { "syscall", { XX
}, 0 },
2090 { "clts", { XX
}, 0 },
2091 { "sysret%LQ", { XX
}, 0 },
2093 { "invd", { XX
}, 0 },
2094 { PREFIX_TABLE (PREFIX_0F09
) },
2096 { "ud2", { XX
}, 0 },
2098 { REG_TABLE (REG_0F0D
) },
2099 { "femms", { XX
}, 0 },
2100 { "", { MX
, EM
, OPSUF
}, 0 }, /* See OP_3DNowSuffix. */
2102 { PREFIX_TABLE (PREFIX_0F10
) },
2103 { PREFIX_TABLE (PREFIX_0F11
) },
2104 { PREFIX_TABLE (PREFIX_0F12
) },
2105 { MOD_TABLE (MOD_0F13
) },
2106 { "unpcklpX", { XM
, EXx
}, PREFIX_OPCODE
},
2107 { "unpckhpX", { XM
, EXx
}, PREFIX_OPCODE
},
2108 { PREFIX_TABLE (PREFIX_0F16
) },
2109 { MOD_TABLE (MOD_0F17
) },
2111 { REG_TABLE (REG_0F18
) },
2112 { "nopQ", { Ev
}, 0 },
2113 { PREFIX_TABLE (PREFIX_0F1A
) },
2114 { PREFIX_TABLE (PREFIX_0F1B
) },
2115 { PREFIX_TABLE (PREFIX_0F1C
) },
2116 { "nopQ", { Ev
}, 0 },
2117 { PREFIX_TABLE (PREFIX_0F1E
) },
2118 { "nopQ", { Ev
}, 0 },
2120 { "movZ", { Em
, Cm
}, 0 },
2121 { "movZ", { Em
, Dm
}, 0 },
2122 { "movZ", { Cm
, Em
}, 0 },
2123 { "movZ", { Dm
, Em
}, 0 },
2124 { X86_64_TABLE (X86_64_0F24
) },
2126 { X86_64_TABLE (X86_64_0F26
) },
2129 { "movapX", { XM
, EXx
}, PREFIX_OPCODE
},
2130 { "movapX", { EXxS
, XM
}, PREFIX_OPCODE
},
2131 { PREFIX_TABLE (PREFIX_0F2A
) },
2132 { PREFIX_TABLE (PREFIX_0F2B
) },
2133 { PREFIX_TABLE (PREFIX_0F2C
) },
2134 { PREFIX_TABLE (PREFIX_0F2D
) },
2135 { PREFIX_TABLE (PREFIX_0F2E
) },
2136 { PREFIX_TABLE (PREFIX_0F2F
) },
2138 { "wrmsr", { XX
}, 0 },
2139 { "rdtsc", { XX
}, 0 },
2140 { "rdmsr", { XX
}, 0 },
2141 { "rdpmc", { XX
}, 0 },
2142 { "sysenter", { SEP
}, 0 },
2143 { "sysexit", { SEP
}, 0 },
2145 { "getsec", { XX
}, 0 },
2147 { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F38
, PREFIX_OPCODE
) },
2149 { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F3A
, PREFIX_OPCODE
) },
2156 { "cmovoS", { Gv
, Ev
}, 0 },
2157 { "cmovnoS", { Gv
, Ev
}, 0 },
2158 { "cmovbS", { Gv
, Ev
}, 0 },
2159 { "cmovaeS", { Gv
, Ev
}, 0 },
2160 { "cmoveS", { Gv
, Ev
}, 0 },
2161 { "cmovneS", { Gv
, Ev
}, 0 },
2162 { "cmovbeS", { Gv
, Ev
}, 0 },
2163 { "cmovaS", { Gv
, Ev
}, 0 },
2165 { "cmovsS", { Gv
, Ev
}, 0 },
2166 { "cmovnsS", { Gv
, Ev
}, 0 },
2167 { "cmovpS", { Gv
, Ev
}, 0 },
2168 { "cmovnpS", { Gv
, Ev
}, 0 },
2169 { "cmovlS", { Gv
, Ev
}, 0 },
2170 { "cmovgeS", { Gv
, Ev
}, 0 },
2171 { "cmovleS", { Gv
, Ev
}, 0 },
2172 { "cmovgS", { Gv
, Ev
}, 0 },
2174 { MOD_TABLE (MOD_0F50
) },
2175 { PREFIX_TABLE (PREFIX_0F51
) },
2176 { PREFIX_TABLE (PREFIX_0F52
) },
2177 { PREFIX_TABLE (PREFIX_0F53
) },
2178 { "andpX", { XM
, EXx
}, PREFIX_OPCODE
},
2179 { "andnpX", { XM
, EXx
}, PREFIX_OPCODE
},
2180 { "orpX", { XM
, EXx
}, PREFIX_OPCODE
},
2181 { "xorpX", { XM
, EXx
}, PREFIX_OPCODE
},
2183 { PREFIX_TABLE (PREFIX_0F58
) },
2184 { PREFIX_TABLE (PREFIX_0F59
) },
2185 { PREFIX_TABLE (PREFIX_0F5A
) },
2186 { PREFIX_TABLE (PREFIX_0F5B
) },
2187 { PREFIX_TABLE (PREFIX_0F5C
) },
2188 { PREFIX_TABLE (PREFIX_0F5D
) },
2189 { PREFIX_TABLE (PREFIX_0F5E
) },
2190 { PREFIX_TABLE (PREFIX_0F5F
) },
2192 { PREFIX_TABLE (PREFIX_0F60
) },
2193 { PREFIX_TABLE (PREFIX_0F61
) },
2194 { PREFIX_TABLE (PREFIX_0F62
) },
2195 { "packsswb", { MX
, EM
}, PREFIX_OPCODE
},
2196 { "pcmpgtb", { MX
, EM
}, PREFIX_OPCODE
},
2197 { "pcmpgtw", { MX
, EM
}, PREFIX_OPCODE
},
2198 { "pcmpgtd", { MX
, EM
}, PREFIX_OPCODE
},
2199 { "packuswb", { MX
, EM
}, PREFIX_OPCODE
},
2201 { "punpckhbw", { MX
, EM
}, PREFIX_OPCODE
},
2202 { "punpckhwd", { MX
, EM
}, PREFIX_OPCODE
},
2203 { "punpckhdq", { MX
, EM
}, PREFIX_OPCODE
},
2204 { "packssdw", { MX
, EM
}, PREFIX_OPCODE
},
2205 { "punpcklqdq", { XM
, EXx
}, PREFIX_DATA
},
2206 { "punpckhqdq", { XM
, EXx
}, PREFIX_DATA
},
2207 { "movK", { MX
, Edq
}, PREFIX_OPCODE
},
2208 { PREFIX_TABLE (PREFIX_0F6F
) },
2210 { PREFIX_TABLE (PREFIX_0F70
) },
2211 { REG_TABLE (REG_0F71
) },
2212 { REG_TABLE (REG_0F72
) },
2213 { REG_TABLE (REG_0F73
) },
2214 { "pcmpeqb", { MX
, EM
}, PREFIX_OPCODE
},
2215 { "pcmpeqw", { MX
, EM
}, PREFIX_OPCODE
},
2216 { "pcmpeqd", { MX
, EM
}, PREFIX_OPCODE
},
2217 { "emms", { XX
}, PREFIX_OPCODE
},
2219 { PREFIX_TABLE (PREFIX_0F78
) },
2220 { PREFIX_TABLE (PREFIX_0F79
) },
2223 { PREFIX_TABLE (PREFIX_0F7C
) },
2224 { PREFIX_TABLE (PREFIX_0F7D
) },
2225 { PREFIX_TABLE (PREFIX_0F7E
) },
2226 { PREFIX_TABLE (PREFIX_0F7F
) },
2228 { "joH", { Jv
, BND
, cond_jump_flag
}, 0 },
2229 { "jnoH", { Jv
, BND
, cond_jump_flag
}, 0 },
2230 { "jbH", { Jv
, BND
, cond_jump_flag
}, 0 },
2231 { "jaeH", { Jv
, BND
, cond_jump_flag
}, 0 },
2232 { "jeH", { Jv
, BND
, cond_jump_flag
}, 0 },
2233 { "jneH", { Jv
, BND
, cond_jump_flag
}, 0 },
2234 { "jbeH", { Jv
, BND
, cond_jump_flag
}, 0 },
2235 { "jaH", { Jv
, BND
, cond_jump_flag
}, 0 },
2237 { "jsH", { Jv
, BND
, cond_jump_flag
}, 0 },
2238 { "jnsH", { Jv
, BND
, cond_jump_flag
}, 0 },
2239 { "jpH", { Jv
, BND
, cond_jump_flag
}, 0 },
2240 { "jnpH", { Jv
, BND
, cond_jump_flag
}, 0 },
2241 { "jlH", { Jv
, BND
, cond_jump_flag
}, 0 },
2242 { "jgeH", { Jv
, BND
, cond_jump_flag
}, 0 },
2243 { "jleH", { Jv
, BND
, cond_jump_flag
}, 0 },
2244 { "jgH", { Jv
, BND
, cond_jump_flag
}, 0 },
2246 { "seto", { Eb
}, 0 },
2247 { "setno", { Eb
}, 0 },
2248 { "setb", { Eb
}, 0 },
2249 { "setae", { Eb
}, 0 },
2250 { "sete", { Eb
}, 0 },
2251 { "setne", { Eb
}, 0 },
2252 { "setbe", { Eb
}, 0 },
2253 { "seta", { Eb
}, 0 },
2255 { "sets", { Eb
}, 0 },
2256 { "setns", { Eb
}, 0 },
2257 { "setp", { Eb
}, 0 },
2258 { "setnp", { Eb
}, 0 },
2259 { "setl", { Eb
}, 0 },
2260 { "setge", { Eb
}, 0 },
2261 { "setle", { Eb
}, 0 },
2262 { "setg", { Eb
}, 0 },
2264 { "pushT", { fs
}, 0 },
2265 { "popT", { fs
}, 0 },
2266 { "cpuid", { XX
}, 0 },
2267 { "btS", { Ev
, Gv
}, 0 },
2268 { "shldS", { Ev
, Gv
, Ib
}, 0 },
2269 { "shldS", { Ev
, Gv
, CL
}, 0 },
2270 { REG_TABLE (REG_0FA6
) },
2271 { REG_TABLE (REG_0FA7
) },
2273 { "pushT", { gs
}, 0 },
2274 { "popT", { gs
}, 0 },
2275 { "rsm", { XX
}, 0 },
2276 { "btsS", { Evh1
, Gv
}, 0 },
2277 { "shrdS", { Ev
, Gv
, Ib
}, 0 },
2278 { "shrdS", { Ev
, Gv
, CL
}, 0 },
2279 { REG_TABLE (REG_0FAE
) },
2280 { "imulS", { Gv
, Ev
}, 0 },
2282 { "cmpxchgB", { Ebh1
, Gb
}, 0 },
2283 { "cmpxchgS", { Evh1
, Gv
}, 0 },
2284 { MOD_TABLE (MOD_0FB2
) },
2285 { "btrS", { Evh1
, Gv
}, 0 },
2286 { MOD_TABLE (MOD_0FB4
) },
2287 { MOD_TABLE (MOD_0FB5
) },
2288 { "movz{bR|x}", { Gv
, Eb
}, 0 },
2289 { "movz{wR|x}", { Gv
, Ew
}, 0 }, /* yes, there really is movzww ! */
2291 { PREFIX_TABLE (PREFIX_0FB8
) },
2292 { "ud1S", { Gv
, Ev
}, 0 },
2293 { REG_TABLE (REG_0FBA
) },
2294 { "btcS", { Evh1
, Gv
}, 0 },
2295 { PREFIX_TABLE (PREFIX_0FBC
) },
2296 { PREFIX_TABLE (PREFIX_0FBD
) },
2297 { "movs{bR|x}", { Gv
, Eb
}, 0 },
2298 { "movs{wR|x}", { Gv
, Ew
}, 0 }, /* yes, there really is movsww ! */
2300 { "xaddB", { Ebh1
, Gb
}, 0 },
2301 { "xaddS", { Evh1
, Gv
}, 0 },
2302 { PREFIX_TABLE (PREFIX_0FC2
) },
2303 { MOD_TABLE (MOD_0FC3
) },
2304 { "pinsrw", { MX
, Edqw
, Ib
}, PREFIX_OPCODE
},
2305 { "pextrw", { Gdq
, MS
, Ib
}, PREFIX_OPCODE
},
2306 { "shufpX", { XM
, EXx
, Ib
}, PREFIX_OPCODE
},
2307 { REG_TABLE (REG_0FC7
) },
2309 { "bswap", { RMeAX
}, 0 },
2310 { "bswap", { RMeCX
}, 0 },
2311 { "bswap", { RMeDX
}, 0 },
2312 { "bswap", { RMeBX
}, 0 },
2313 { "bswap", { RMeSP
}, 0 },
2314 { "bswap", { RMeBP
}, 0 },
2315 { "bswap", { RMeSI
}, 0 },
2316 { "bswap", { RMeDI
}, 0 },
2318 { PREFIX_TABLE (PREFIX_0FD0
) },
2319 { "psrlw", { MX
, EM
}, PREFIX_OPCODE
},
2320 { "psrld", { MX
, EM
}, PREFIX_OPCODE
},
2321 { "psrlq", { MX
, EM
}, PREFIX_OPCODE
},
2322 { "paddq", { MX
, EM
}, PREFIX_OPCODE
},
2323 { "pmullw", { MX
, EM
}, PREFIX_OPCODE
},
2324 { PREFIX_TABLE (PREFIX_0FD6
) },
2325 { MOD_TABLE (MOD_0FD7
) },
2327 { "psubusb", { MX
, EM
}, PREFIX_OPCODE
},
2328 { "psubusw", { MX
, EM
}, PREFIX_OPCODE
},
2329 { "pminub", { MX
, EM
}, PREFIX_OPCODE
},
2330 { "pand", { MX
, EM
}, PREFIX_OPCODE
},
2331 { "paddusb", { MX
, EM
}, PREFIX_OPCODE
},
2332 { "paddusw", { MX
, EM
}, PREFIX_OPCODE
},
2333 { "pmaxub", { MX
, EM
}, PREFIX_OPCODE
},
2334 { "pandn", { MX
, EM
}, PREFIX_OPCODE
},
2336 { "pavgb", { MX
, EM
}, PREFIX_OPCODE
},
2337 { "psraw", { MX
, EM
}, PREFIX_OPCODE
},
2338 { "psrad", { MX
, EM
}, PREFIX_OPCODE
},
2339 { "pavgw", { MX
, EM
}, PREFIX_OPCODE
},
2340 { "pmulhuw", { MX
, EM
}, PREFIX_OPCODE
},
2341 { "pmulhw", { MX
, EM
}, PREFIX_OPCODE
},
2342 { PREFIX_TABLE (PREFIX_0FE6
) },
2343 { PREFIX_TABLE (PREFIX_0FE7
) },
2345 { "psubsb", { MX
, EM
}, PREFIX_OPCODE
},
2346 { "psubsw", { MX
, EM
}, PREFIX_OPCODE
},
2347 { "pminsw", { MX
, EM
}, PREFIX_OPCODE
},
2348 { "por", { MX
, EM
}, PREFIX_OPCODE
},
2349 { "paddsb", { MX
, EM
}, PREFIX_OPCODE
},
2350 { "paddsw", { MX
, EM
}, PREFIX_OPCODE
},
2351 { "pmaxsw", { MX
, EM
}, PREFIX_OPCODE
},
2352 { "pxor", { MX
, EM
}, PREFIX_OPCODE
},
2354 { PREFIX_TABLE (PREFIX_0FF0
) },
2355 { "psllw", { MX
, EM
}, PREFIX_OPCODE
},
2356 { "pslld", { MX
, EM
}, PREFIX_OPCODE
},
2357 { "psllq", { MX
, EM
}, PREFIX_OPCODE
},
2358 { "pmuludq", { MX
, EM
}, PREFIX_OPCODE
},
2359 { "pmaddwd", { MX
, EM
}, PREFIX_OPCODE
},
2360 { "psadbw", { MX
, EM
}, PREFIX_OPCODE
},
2361 { PREFIX_TABLE (PREFIX_0FF7
) },
2363 { "psubb", { MX
, EM
}, PREFIX_OPCODE
},
2364 { "psubw", { MX
, EM
}, PREFIX_OPCODE
},
2365 { "psubd", { MX
, EM
}, PREFIX_OPCODE
},
2366 { "psubq", { MX
, EM
}, PREFIX_OPCODE
},
2367 { "paddb", { MX
, EM
}, PREFIX_OPCODE
},
2368 { "paddw", { MX
, EM
}, PREFIX_OPCODE
},
2369 { "paddd", { MX
, EM
}, PREFIX_OPCODE
},
2370 { "ud0S", { Gv
, Ev
}, 0 },
2373 static const unsigned char onebyte_has_modrm
[256] = {
2374 /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
2375 /* ------------------------------- */
2376 /* 00 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 00 */
2377 /* 10 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 10 */
2378 /* 20 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 20 */
2379 /* 30 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 30 */
2380 /* 40 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 40 */
2381 /* 50 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 50 */
2382 /* 60 */ 0,0,1,1,0,0,0,0,0,1,0,1,0,0,0,0, /* 60 */
2383 /* 70 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 70 */
2384 /* 80 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 80 */
2385 /* 90 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 90 */
2386 /* a0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* a0 */
2387 /* b0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* b0 */
2388 /* c0 */ 1,1,0,0,1,1,1,1,0,0,0,0,0,0,0,0, /* c0 */
2389 /* d0 */ 1,1,1,1,0,0,0,0,1,1,1,1,1,1,1,1, /* d0 */
2390 /* e0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* e0 */
2391 /* f0 */ 0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,1 /* f0 */
2392 /* ------------------------------- */
2393 /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
2396 static const unsigned char twobyte_has_modrm
[256] = {
2397 /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
2398 /* ------------------------------- */
2399 /* 00 */ 1,1,1,1,0,0,0,0,0,0,0,0,0,1,0,1, /* 0f */
2400 /* 10 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 1f */
2401 /* 20 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 2f */
2402 /* 30 */ 0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0, /* 3f */
2403 /* 40 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 4f */
2404 /* 50 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 5f */
2405 /* 60 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 6f */
2406 /* 70 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 7f */
2407 /* 80 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 8f */
2408 /* 90 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 9f */
2409 /* a0 */ 0,0,0,1,1,1,1,1,0,0,0,1,1,1,1,1, /* af */
2410 /* b0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* bf */
2411 /* c0 */ 1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0, /* cf */
2412 /* d0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* df */
2413 /* e0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* ef */
2414 /* f0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 /* ff */
2415 /* ------------------------------- */
2416 /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
2419 static char obuf
[100];
2421 static char *mnemonicendp
;
2422 static char scratchbuf
[100];
2423 static unsigned char *start_codep
;
2424 static unsigned char *insn_codep
;
2425 static unsigned char *codep
;
2426 static unsigned char *end_codep
;
2427 static int last_lock_prefix
;
2428 static int last_repz_prefix
;
2429 static int last_repnz_prefix
;
2430 static int last_data_prefix
;
2431 static int last_addr_prefix
;
2432 static int last_rex_prefix
;
2433 static int last_seg_prefix
;
2434 static int fwait_prefix
;
2435 /* The active segment register prefix. */
2436 static int active_seg_prefix
;
2437 #define MAX_CODE_LENGTH 15
2438 /* We can up to 14 prefixes since the maximum instruction length is
2440 static int all_prefixes
[MAX_CODE_LENGTH
- 1];
2441 static disassemble_info
*the_info
;
2449 static unsigned char need_modrm
;
2459 int register_specifier
;
2466 int mask_register_specifier
;
2472 static unsigned char need_vex
;
2480 /* If we are accessing mod/rm/reg without need_modrm set, then the
2481 values are stale. Hitting this abort likely indicates that you
2482 need to update onebyte_has_modrm or twobyte_has_modrm. */
2483 #define MODRM_CHECK if (!need_modrm) abort ()
2485 static const char **names64
;
2486 static const char **names32
;
2487 static const char **names16
;
2488 static const char **names8
;
2489 static const char **names8rex
;
2490 static const char **names_seg
;
2491 static const char *index64
;
2492 static const char *index32
;
2493 static const char **index16
;
2494 static const char **names_bnd
;
2496 static const char *intel_names64
[] = {
2497 "rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi",
2498 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
2500 static const char *intel_names32
[] = {
2501 "eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi",
2502 "r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d"
2504 static const char *intel_names16
[] = {
2505 "ax", "cx", "dx", "bx", "sp", "bp", "si", "di",
2506 "r8w", "r9w", "r10w", "r11w", "r12w", "r13w", "r14w", "r15w"
2508 static const char *intel_names8
[] = {
2509 "al", "cl", "dl", "bl", "ah", "ch", "dh", "bh",
2511 static const char *intel_names8rex
[] = {
2512 "al", "cl", "dl", "bl", "spl", "bpl", "sil", "dil",
2513 "r8b", "r9b", "r10b", "r11b", "r12b", "r13b", "r14b", "r15b"
2515 static const char *intel_names_seg
[] = {
2516 "es", "cs", "ss", "ds", "fs", "gs", "?", "?",
2518 static const char *intel_index64
= "riz";
2519 static const char *intel_index32
= "eiz";
2520 static const char *intel_index16
[] = {
2521 "bx+si", "bx+di", "bp+si", "bp+di", "si", "di", "bp", "bx"
2524 static const char *att_names64
[] = {
2525 "%rax", "%rcx", "%rdx", "%rbx", "%rsp", "%rbp", "%rsi", "%rdi",
2526 "%r8", "%r9", "%r10", "%r11", "%r12", "%r13", "%r14", "%r15"
2528 static const char *att_names32
[] = {
2529 "%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi",
2530 "%r8d", "%r9d", "%r10d", "%r11d", "%r12d", "%r13d", "%r14d", "%r15d"
2532 static const char *att_names16
[] = {
2533 "%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di",
2534 "%r8w", "%r9w", "%r10w", "%r11w", "%r12w", "%r13w", "%r14w", "%r15w"
2536 static const char *att_names8
[] = {
2537 "%al", "%cl", "%dl", "%bl", "%ah", "%ch", "%dh", "%bh",
2539 static const char *att_names8rex
[] = {
2540 "%al", "%cl", "%dl", "%bl", "%spl", "%bpl", "%sil", "%dil",
2541 "%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b"
2543 static const char *att_names_seg
[] = {
2544 "%es", "%cs", "%ss", "%ds", "%fs", "%gs", "%?", "%?",
2546 static const char *att_index64
= "%riz";
2547 static const char *att_index32
= "%eiz";
2548 static const char *att_index16
[] = {
2549 "%bx,%si", "%bx,%di", "%bp,%si", "%bp,%di", "%si", "%di", "%bp", "%bx"
2552 static const char **names_mm
;
2553 static const char *intel_names_mm
[] = {
2554 "mm0", "mm1", "mm2", "mm3",
2555 "mm4", "mm5", "mm6", "mm7"
2557 static const char *att_names_mm
[] = {
2558 "%mm0", "%mm1", "%mm2", "%mm3",
2559 "%mm4", "%mm5", "%mm6", "%mm7"
2562 static const char *intel_names_bnd
[] = {
2563 "bnd0", "bnd1", "bnd2", "bnd3"
2566 static const char *att_names_bnd
[] = {
2567 "%bnd0", "%bnd1", "%bnd2", "%bnd3"
2570 static const char **names_xmm
;
2571 static const char *intel_names_xmm
[] = {
2572 "xmm0", "xmm1", "xmm2", "xmm3",
2573 "xmm4", "xmm5", "xmm6", "xmm7",
2574 "xmm8", "xmm9", "xmm10", "xmm11",
2575 "xmm12", "xmm13", "xmm14", "xmm15",
2576 "xmm16", "xmm17", "xmm18", "xmm19",
2577 "xmm20", "xmm21", "xmm22", "xmm23",
2578 "xmm24", "xmm25", "xmm26", "xmm27",
2579 "xmm28", "xmm29", "xmm30", "xmm31"
2581 static const char *att_names_xmm
[] = {
2582 "%xmm0", "%xmm1", "%xmm2", "%xmm3",
2583 "%xmm4", "%xmm5", "%xmm6", "%xmm7",
2584 "%xmm8", "%xmm9", "%xmm10", "%xmm11",
2585 "%xmm12", "%xmm13", "%xmm14", "%xmm15",
2586 "%xmm16", "%xmm17", "%xmm18", "%xmm19",
2587 "%xmm20", "%xmm21", "%xmm22", "%xmm23",
2588 "%xmm24", "%xmm25", "%xmm26", "%xmm27",
2589 "%xmm28", "%xmm29", "%xmm30", "%xmm31"
2592 static const char **names_ymm
;
2593 static const char *intel_names_ymm
[] = {
2594 "ymm0", "ymm1", "ymm2", "ymm3",
2595 "ymm4", "ymm5", "ymm6", "ymm7",
2596 "ymm8", "ymm9", "ymm10", "ymm11",
2597 "ymm12", "ymm13", "ymm14", "ymm15",
2598 "ymm16", "ymm17", "ymm18", "ymm19",
2599 "ymm20", "ymm21", "ymm22", "ymm23",
2600 "ymm24", "ymm25", "ymm26", "ymm27",
2601 "ymm28", "ymm29", "ymm30", "ymm31"
2603 static const char *att_names_ymm
[] = {
2604 "%ymm0", "%ymm1", "%ymm2", "%ymm3",
2605 "%ymm4", "%ymm5", "%ymm6", "%ymm7",
2606 "%ymm8", "%ymm9", "%ymm10", "%ymm11",
2607 "%ymm12", "%ymm13", "%ymm14", "%ymm15",
2608 "%ymm16", "%ymm17", "%ymm18", "%ymm19",
2609 "%ymm20", "%ymm21", "%ymm22", "%ymm23",
2610 "%ymm24", "%ymm25", "%ymm26", "%ymm27",
2611 "%ymm28", "%ymm29", "%ymm30", "%ymm31"
2614 static const char **names_zmm
;
2615 static const char *intel_names_zmm
[] = {
2616 "zmm0", "zmm1", "zmm2", "zmm3",
2617 "zmm4", "zmm5", "zmm6", "zmm7",
2618 "zmm8", "zmm9", "zmm10", "zmm11",
2619 "zmm12", "zmm13", "zmm14", "zmm15",
2620 "zmm16", "zmm17", "zmm18", "zmm19",
2621 "zmm20", "zmm21", "zmm22", "zmm23",
2622 "zmm24", "zmm25", "zmm26", "zmm27",
2623 "zmm28", "zmm29", "zmm30", "zmm31"
2625 static const char *att_names_zmm
[] = {
2626 "%zmm0", "%zmm1", "%zmm2", "%zmm3",
2627 "%zmm4", "%zmm5", "%zmm6", "%zmm7",
2628 "%zmm8", "%zmm9", "%zmm10", "%zmm11",
2629 "%zmm12", "%zmm13", "%zmm14", "%zmm15",
2630 "%zmm16", "%zmm17", "%zmm18", "%zmm19",
2631 "%zmm20", "%zmm21", "%zmm22", "%zmm23",
2632 "%zmm24", "%zmm25", "%zmm26", "%zmm27",
2633 "%zmm28", "%zmm29", "%zmm30", "%zmm31"
2636 static const char **names_tmm
;
2637 static const char *intel_names_tmm
[] = {
2638 "tmm0", "tmm1", "tmm2", "tmm3",
2639 "tmm4", "tmm5", "tmm6", "tmm7"
2641 static const char *att_names_tmm
[] = {
2642 "%tmm0", "%tmm1", "%tmm2", "%tmm3",
2643 "%tmm4", "%tmm5", "%tmm6", "%tmm7"
2646 static const char **names_mask
;
2647 static const char *intel_names_mask
[] = {
2648 "k0", "k1", "k2", "k3", "k4", "k5", "k6", "k7"
2650 static const char *att_names_mask
[] = {
2651 "%k0", "%k1", "%k2", "%k3", "%k4", "%k5", "%k6", "%k7"
2654 static const char *names_rounding
[] =
2662 static const struct dis386 reg_table
[][8] = {
2665 { "addA", { Ebh1
, Ib
}, 0 },
2666 { "orA", { Ebh1
, Ib
}, 0 },
2667 { "adcA", { Ebh1
, Ib
}, 0 },
2668 { "sbbA", { Ebh1
, Ib
}, 0 },
2669 { "andA", { Ebh1
, Ib
}, 0 },
2670 { "subA", { Ebh1
, Ib
}, 0 },
2671 { "xorA", { Ebh1
, Ib
}, 0 },
2672 { "cmpA", { Eb
, Ib
}, 0 },
2676 { "addQ", { Evh1
, Iv
}, 0 },
2677 { "orQ", { Evh1
, Iv
}, 0 },
2678 { "adcQ", { Evh1
, Iv
}, 0 },
2679 { "sbbQ", { Evh1
, Iv
}, 0 },
2680 { "andQ", { Evh1
, Iv
}, 0 },
2681 { "subQ", { Evh1
, Iv
}, 0 },
2682 { "xorQ", { Evh1
, Iv
}, 0 },
2683 { "cmpQ", { Ev
, Iv
}, 0 },
2687 { "addQ", { Evh1
, sIb
}, 0 },
2688 { "orQ", { Evh1
, sIb
}, 0 },
2689 { "adcQ", { Evh1
, sIb
}, 0 },
2690 { "sbbQ", { Evh1
, sIb
}, 0 },
2691 { "andQ", { Evh1
, sIb
}, 0 },
2692 { "subQ", { Evh1
, sIb
}, 0 },
2693 { "xorQ", { Evh1
, sIb
}, 0 },
2694 { "cmpQ", { Ev
, sIb
}, 0 },
2698 { "popU", { stackEv
}, 0 },
2699 { XOP_8F_TABLE (XOP_09
) },
2703 { XOP_8F_TABLE (XOP_09
) },
2707 { "rolA", { Eb
, Ib
}, 0 },
2708 { "rorA", { Eb
, Ib
}, 0 },
2709 { "rclA", { Eb
, Ib
}, 0 },
2710 { "rcrA", { Eb
, Ib
}, 0 },
2711 { "shlA", { Eb
, Ib
}, 0 },
2712 { "shrA", { Eb
, Ib
}, 0 },
2713 { "shlA", { Eb
, Ib
}, 0 },
2714 { "sarA", { Eb
, Ib
}, 0 },
2718 { "rolQ", { Ev
, Ib
}, 0 },
2719 { "rorQ", { Ev
, Ib
}, 0 },
2720 { "rclQ", { Ev
, Ib
}, 0 },
2721 { "rcrQ", { Ev
, Ib
}, 0 },
2722 { "shlQ", { Ev
, Ib
}, 0 },
2723 { "shrQ", { Ev
, Ib
}, 0 },
2724 { "shlQ", { Ev
, Ib
}, 0 },
2725 { "sarQ", { Ev
, Ib
}, 0 },
2729 { "movA", { Ebh3
, Ib
}, 0 },
2736 { MOD_TABLE (MOD_C6_REG_7
) },
2740 { "movQ", { Evh3
, Iv
}, 0 },
2747 { MOD_TABLE (MOD_C7_REG_7
) },
2751 { "rolA", { Eb
, I1
}, 0 },
2752 { "rorA", { Eb
, I1
}, 0 },
2753 { "rclA", { Eb
, I1
}, 0 },
2754 { "rcrA", { Eb
, I1
}, 0 },
2755 { "shlA", { Eb
, I1
}, 0 },
2756 { "shrA", { Eb
, I1
}, 0 },
2757 { "shlA", { Eb
, I1
}, 0 },
2758 { "sarA", { Eb
, I1
}, 0 },
2762 { "rolQ", { Ev
, I1
}, 0 },
2763 { "rorQ", { Ev
, I1
}, 0 },
2764 { "rclQ", { Ev
, I1
}, 0 },
2765 { "rcrQ", { Ev
, I1
}, 0 },
2766 { "shlQ", { Ev
, I1
}, 0 },
2767 { "shrQ", { Ev
, I1
}, 0 },
2768 { "shlQ", { Ev
, I1
}, 0 },
2769 { "sarQ", { Ev
, I1
}, 0 },
2773 { "rolA", { Eb
, CL
}, 0 },
2774 { "rorA", { Eb
, CL
}, 0 },
2775 { "rclA", { Eb
, CL
}, 0 },
2776 { "rcrA", { Eb
, CL
}, 0 },
2777 { "shlA", { Eb
, CL
}, 0 },
2778 { "shrA", { Eb
, CL
}, 0 },
2779 { "shlA", { Eb
, CL
}, 0 },
2780 { "sarA", { Eb
, CL
}, 0 },
2784 { "rolQ", { Ev
, CL
}, 0 },
2785 { "rorQ", { Ev
, CL
}, 0 },
2786 { "rclQ", { Ev
, CL
}, 0 },
2787 { "rcrQ", { Ev
, CL
}, 0 },
2788 { "shlQ", { Ev
, CL
}, 0 },
2789 { "shrQ", { Ev
, CL
}, 0 },
2790 { "shlQ", { Ev
, CL
}, 0 },
2791 { "sarQ", { Ev
, CL
}, 0 },
2795 { "testA", { Eb
, Ib
}, 0 },
2796 { "testA", { Eb
, Ib
}, 0 },
2797 { "notA", { Ebh1
}, 0 },
2798 { "negA", { Ebh1
}, 0 },
2799 { "mulA", { Eb
}, 0 }, /* Don't print the implicit %al register, */
2800 { "imulA", { Eb
}, 0 }, /* to distinguish these opcodes from other */
2801 { "divA", { Eb
}, 0 }, /* mul/imul opcodes. Do the same for div */
2802 { "idivA", { Eb
}, 0 }, /* and idiv for consistency. */
2806 { "testQ", { Ev
, Iv
}, 0 },
2807 { "testQ", { Ev
, Iv
}, 0 },
2808 { "notQ", { Evh1
}, 0 },
2809 { "negQ", { Evh1
}, 0 },
2810 { "mulQ", { Ev
}, 0 }, /* Don't print the implicit register. */
2811 { "imulQ", { Ev
}, 0 },
2812 { "divQ", { Ev
}, 0 },
2813 { "idivQ", { Ev
}, 0 },
2817 { "incA", { Ebh1
}, 0 },
2818 { "decA", { Ebh1
}, 0 },
2822 { "incQ", { Evh1
}, 0 },
2823 { "decQ", { Evh1
}, 0 },
2824 { "call{&|}", { NOTRACK
, indirEv
, BND
}, 0 },
2825 { MOD_TABLE (MOD_FF_REG_3
) },
2826 { "jmp{&|}", { NOTRACK
, indirEv
, BND
}, 0 },
2827 { MOD_TABLE (MOD_FF_REG_5
) },
2828 { "pushU", { stackEv
}, 0 },
2833 { "sldtD", { Sv
}, 0 },
2834 { "strD", { Sv
}, 0 },
2835 { "lldt", { Ew
}, 0 },
2836 { "ltr", { Ew
}, 0 },
2837 { "verr", { Ew
}, 0 },
2838 { "verw", { Ew
}, 0 },
2844 { MOD_TABLE (MOD_0F01_REG_0
) },
2845 { MOD_TABLE (MOD_0F01_REG_1
) },
2846 { MOD_TABLE (MOD_0F01_REG_2
) },
2847 { MOD_TABLE (MOD_0F01_REG_3
) },
2848 { "smswD", { Sv
}, 0 },
2849 { MOD_TABLE (MOD_0F01_REG_5
) },
2850 { "lmsw", { Ew
}, 0 },
2851 { MOD_TABLE (MOD_0F01_REG_7
) },
2855 { "prefetch", { Mb
}, 0 },
2856 { "prefetchw", { Mb
}, 0 },
2857 { "prefetchwt1", { Mb
}, 0 },
2858 { "prefetch", { Mb
}, 0 },
2859 { "prefetch", { Mb
}, 0 },
2860 { "prefetch", { Mb
}, 0 },
2861 { "prefetch", { Mb
}, 0 },
2862 { "prefetch", { Mb
}, 0 },
2866 { MOD_TABLE (MOD_0F18_REG_0
) },
2867 { MOD_TABLE (MOD_0F18_REG_1
) },
2868 { MOD_TABLE (MOD_0F18_REG_2
) },
2869 { MOD_TABLE (MOD_0F18_REG_3
) },
2870 { MOD_TABLE (MOD_0F18_REG_4
) },
2871 { MOD_TABLE (MOD_0F18_REG_5
) },
2872 { MOD_TABLE (MOD_0F18_REG_6
) },
2873 { MOD_TABLE (MOD_0F18_REG_7
) },
2875 /* REG_0F1C_P_0_MOD_0 */
2877 { "cldemote", { Mb
}, 0 },
2878 { "nopQ", { Ev
}, 0 },
2879 { "nopQ", { Ev
}, 0 },
2880 { "nopQ", { Ev
}, 0 },
2881 { "nopQ", { Ev
}, 0 },
2882 { "nopQ", { Ev
}, 0 },
2883 { "nopQ", { Ev
}, 0 },
2884 { "nopQ", { Ev
}, 0 },
2886 /* REG_0F1E_P_1_MOD_3 */
2888 { "nopQ", { Ev
}, 0 },
2889 { "rdsspK", { Edq
}, PREFIX_OPCODE
},
2890 { "nopQ", { Ev
}, 0 },
2891 { "nopQ", { Ev
}, 0 },
2892 { "nopQ", { Ev
}, 0 },
2893 { "nopQ", { Ev
}, 0 },
2894 { "nopQ", { Ev
}, 0 },
2895 { RM_TABLE (RM_0F1E_P_1_MOD_3_REG_7
) },
2901 { MOD_TABLE (MOD_0F71_REG_2
) },
2903 { MOD_TABLE (MOD_0F71_REG_4
) },
2905 { MOD_TABLE (MOD_0F71_REG_6
) },
2911 { MOD_TABLE (MOD_0F72_REG_2
) },
2913 { MOD_TABLE (MOD_0F72_REG_4
) },
2915 { MOD_TABLE (MOD_0F72_REG_6
) },
2921 { MOD_TABLE (MOD_0F73_REG_2
) },
2922 { MOD_TABLE (MOD_0F73_REG_3
) },
2925 { MOD_TABLE (MOD_0F73_REG_6
) },
2926 { MOD_TABLE (MOD_0F73_REG_7
) },
2930 { "montmul", { { OP_0f07
, 0 } }, 0 },
2931 { "xsha1", { { OP_0f07
, 0 } }, 0 },
2932 { "xsha256", { { OP_0f07
, 0 } }, 0 },
2936 { "xstore-rng", { { OP_0f07
, 0 } }, 0 },
2937 { "xcrypt-ecb", { { OP_0f07
, 0 } }, 0 },
2938 { "xcrypt-cbc", { { OP_0f07
, 0 } }, 0 },
2939 { "xcrypt-ctr", { { OP_0f07
, 0 } }, 0 },
2940 { "xcrypt-cfb", { { OP_0f07
, 0 } }, 0 },
2941 { "xcrypt-ofb", { { OP_0f07
, 0 } }, 0 },
2945 { MOD_TABLE (MOD_0FAE_REG_0
) },
2946 { MOD_TABLE (MOD_0FAE_REG_1
) },
2947 { MOD_TABLE (MOD_0FAE_REG_2
) },
2948 { MOD_TABLE (MOD_0FAE_REG_3
) },
2949 { MOD_TABLE (MOD_0FAE_REG_4
) },
2950 { MOD_TABLE (MOD_0FAE_REG_5
) },
2951 { MOD_TABLE (MOD_0FAE_REG_6
) },
2952 { MOD_TABLE (MOD_0FAE_REG_7
) },
2960 { "btQ", { Ev
, Ib
}, 0 },
2961 { "btsQ", { Evh1
, Ib
}, 0 },
2962 { "btrQ", { Evh1
, Ib
}, 0 },
2963 { "btcQ", { Evh1
, Ib
}, 0 },
2968 { "cmpxchg8b", { { CMPXCHG8B_Fixup
, q_mode
} }, 0 },
2970 { MOD_TABLE (MOD_0FC7_REG_3
) },
2971 { MOD_TABLE (MOD_0FC7_REG_4
) },
2972 { MOD_TABLE (MOD_0FC7_REG_5
) },
2973 { MOD_TABLE (MOD_0FC7_REG_6
) },
2974 { MOD_TABLE (MOD_0FC7_REG_7
) },
2980 { MOD_TABLE (MOD_VEX_0F71_REG_2
) },
2982 { MOD_TABLE (MOD_VEX_0F71_REG_4
) },
2984 { MOD_TABLE (MOD_VEX_0F71_REG_6
) },
2990 { MOD_TABLE (MOD_VEX_0F72_REG_2
) },
2992 { MOD_TABLE (MOD_VEX_0F72_REG_4
) },
2994 { MOD_TABLE (MOD_VEX_0F72_REG_6
) },
3000 { MOD_TABLE (MOD_VEX_0F73_REG_2
) },
3001 { MOD_TABLE (MOD_VEX_0F73_REG_3
) },
3004 { MOD_TABLE (MOD_VEX_0F73_REG_6
) },
3005 { MOD_TABLE (MOD_VEX_0F73_REG_7
) },
3011 { MOD_TABLE (MOD_VEX_0FAE_REG_2
) },
3012 { MOD_TABLE (MOD_VEX_0FAE_REG_3
) },
3014 /* REG_VEX_0F3849_X86_64_P_0_W_0_M_1 */
3016 { RM_TABLE (RM_VEX_0F3849_X86_64_P_0_W_0_M_1_R_0
) },
3018 /* REG_VEX_0F38F3 */
3021 { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_1
) },
3022 { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_2
) },
3023 { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_3
) },
3025 /* REG_0FXOP_09_01_L_0 */
3028 { "blcfill", { VexGdq
, Edq
}, 0 },
3029 { "blsfill", { VexGdq
, Edq
}, 0 },
3030 { "blcs", { VexGdq
, Edq
}, 0 },
3031 { "tzmsk", { VexGdq
, Edq
}, 0 },
3032 { "blcic", { VexGdq
, Edq
}, 0 },
3033 { "blsic", { VexGdq
, Edq
}, 0 },
3034 { "t1mskc", { VexGdq
, Edq
}, 0 },
3036 /* REG_0FXOP_09_02_L_0 */
3039 { "blcmsk", { VexGdq
, Edq
}, 0 },
3044 { "blci", { VexGdq
, Edq
}, 0 },
3046 /* REG_0FXOP_09_12_M_1_L_0 */
3048 { "llwpcb", { Edq
}, 0 },
3049 { "slwpcb", { Edq
}, 0 },
3051 /* REG_0FXOP_0A_12_L_0 */
3053 { "lwpins", { VexGdq
, Ed
, Id
}, 0 },
3054 { "lwpval", { VexGdq
, Ed
, Id
}, 0 },
3057 #include "i386-dis-evex-reg.h"
3060 static const struct dis386 prefix_table
[][4] = {
3063 { "xchgS", { { NOP_Fixup1
, eAX_reg
}, { NOP_Fixup2
, eAX_reg
} }, 0 },
3064 { "pause", { XX
}, 0 },
3065 { "xchgS", { { NOP_Fixup1
, eAX_reg
}, { NOP_Fixup2
, eAX_reg
} }, 0 },
3066 { NULL
, { { NULL
, 0 } }, PREFIX_IGNORED
}
3069 /* PREFIX_0F01_REG_3_RM_1 */
3071 { "vmmcall", { Skip_MODRM
}, 0 },
3072 { "vmgexit", { Skip_MODRM
}, 0 },
3074 { "vmgexit", { Skip_MODRM
}, 0 },
3077 /* PREFIX_0F01_REG_5_MOD_0 */
3080 { "rstorssp", { Mq
}, PREFIX_OPCODE
},
3083 /* PREFIX_0F01_REG_5_MOD_3_RM_0 */
3085 { "serialize", { Skip_MODRM
}, PREFIX_OPCODE
},
3086 { "setssbsy", { Skip_MODRM
}, PREFIX_OPCODE
},
3088 { "xsusldtrk", { Skip_MODRM
}, PREFIX_OPCODE
},
3091 /* PREFIX_0F01_REG_5_MOD_3_RM_1 */
3096 { "xresldtrk", { Skip_MODRM
}, PREFIX_OPCODE
},
3099 /* PREFIX_0F01_REG_5_MOD_3_RM_2 */
3102 { "saveprevssp", { Skip_MODRM
}, PREFIX_OPCODE
},
3105 /* PREFIX_0F01_REG_7_MOD_3_RM_2 */
3107 { "monitorx", { { OP_Monitor
, 0 } }, 0 },
3108 { "mcommit", { Skip_MODRM
}, 0 },
3113 { "wbinvd", { XX
}, 0 },
3114 { "wbnoinvd", { XX
}, 0 },
3119 { "movups", { XM
, EXx
}, PREFIX_OPCODE
},
3120 { "movss", { XM
, EXd
}, PREFIX_OPCODE
},
3121 { "movupd", { XM
, EXx
}, PREFIX_OPCODE
},
3122 { "movsd", { XM
, EXq
}, PREFIX_OPCODE
},
3127 { "movups", { EXxS
, XM
}, PREFIX_OPCODE
},
3128 { "movss", { EXdS
, XM
}, PREFIX_OPCODE
},
3129 { "movupd", { EXxS
, XM
}, PREFIX_OPCODE
},
3130 { "movsd", { EXqS
, XM
}, PREFIX_OPCODE
},
3135 { MOD_TABLE (MOD_0F12_PREFIX_0
) },
3136 { "movsldup", { XM
, EXx
}, PREFIX_OPCODE
},
3137 { MOD_TABLE (MOD_0F12_PREFIX_2
) },
3138 { "movddup", { XM
, EXq
}, PREFIX_OPCODE
},
3143 { MOD_TABLE (MOD_0F16_PREFIX_0
) },
3144 { "movshdup", { XM
, EXx
}, PREFIX_OPCODE
},
3145 { MOD_TABLE (MOD_0F16_PREFIX_2
) },
3150 { MOD_TABLE (MOD_0F1A_PREFIX_0
) },
3151 { "bndcl", { Gbnd
, Ev_bnd
}, 0 },
3152 { "bndmov", { Gbnd
, Ebnd
}, 0 },
3153 { "bndcu", { Gbnd
, Ev_bnd
}, 0 },
3158 { MOD_TABLE (MOD_0F1B_PREFIX_0
) },
3159 { MOD_TABLE (MOD_0F1B_PREFIX_1
) },
3160 { "bndmov", { EbndS
, Gbnd
}, 0 },
3161 { "bndcn", { Gbnd
, Ev_bnd
}, 0 },
3166 { MOD_TABLE (MOD_0F1C_PREFIX_0
) },
3167 { "nopQ", { Ev
}, PREFIX_OPCODE
},
3168 { "nopQ", { Ev
}, PREFIX_OPCODE
},
3169 { "nopQ", { Ev
}, PREFIX_OPCODE
},
3174 { "nopQ", { Ev
}, PREFIX_OPCODE
},
3175 { MOD_TABLE (MOD_0F1E_PREFIX_1
) },
3176 { "nopQ", { Ev
}, PREFIX_OPCODE
},
3177 { "nopQ", { Ev
}, PREFIX_OPCODE
},
3182 { "cvtpi2ps", { XM
, EMCq
}, PREFIX_OPCODE
},
3183 { "cvtsi2ss{%LQ|}", { XM
, Edq
}, PREFIX_OPCODE
},
3184 { "cvtpi2pd", { XM
, EMCq
}, PREFIX_OPCODE
},
3185 { "cvtsi2sd{%LQ|}", { XM
, Edq
}, 0 },
3190 { MOD_TABLE (MOD_0F2B_PREFIX_0
) },
3191 { MOD_TABLE (MOD_0F2B_PREFIX_1
) },
3192 { MOD_TABLE (MOD_0F2B_PREFIX_2
) },
3193 { MOD_TABLE (MOD_0F2B_PREFIX_3
) },
3198 { "cvttps2pi", { MXC
, EXq
}, PREFIX_OPCODE
},
3199 { "cvttss2si", { Gdq
, EXd
}, PREFIX_OPCODE
},
3200 { "cvttpd2pi", { MXC
, EXx
}, PREFIX_OPCODE
},
3201 { "cvttsd2si", { Gdq
, EXq
}, PREFIX_OPCODE
},
3206 { "cvtps2pi", { MXC
, EXq
}, PREFIX_OPCODE
},
3207 { "cvtss2si", { Gdq
, EXd
}, PREFIX_OPCODE
},
3208 { "cvtpd2pi", { MXC
, EXx
}, PREFIX_OPCODE
},
3209 { "cvtsd2si", { Gdq
, EXq
}, PREFIX_OPCODE
},
3214 { "ucomiss",{ XM
, EXd
}, 0 },
3216 { "ucomisd",{ XM
, EXq
}, 0 },
3221 { "comiss", { XM
, EXd
}, 0 },
3223 { "comisd", { XM
, EXq
}, 0 },
3228 { "sqrtps", { XM
, EXx
}, PREFIX_OPCODE
},
3229 { "sqrtss", { XM
, EXd
}, PREFIX_OPCODE
},
3230 { "sqrtpd", { XM
, EXx
}, PREFIX_OPCODE
},
3231 { "sqrtsd", { XM
, EXq
}, PREFIX_OPCODE
},
3236 { "rsqrtps",{ XM
, EXx
}, PREFIX_OPCODE
},
3237 { "rsqrtss",{ XM
, EXd
}, PREFIX_OPCODE
},
3242 { "rcpps", { XM
, EXx
}, PREFIX_OPCODE
},
3243 { "rcpss", { XM
, EXd
}, PREFIX_OPCODE
},
3248 { "addps", { XM
, EXx
}, PREFIX_OPCODE
},
3249 { "addss", { XM
, EXd
}, PREFIX_OPCODE
},
3250 { "addpd", { XM
, EXx
}, PREFIX_OPCODE
},
3251 { "addsd", { XM
, EXq
}, PREFIX_OPCODE
},
3256 { "mulps", { XM
, EXx
}, PREFIX_OPCODE
},
3257 { "mulss", { XM
, EXd
}, PREFIX_OPCODE
},
3258 { "mulpd", { XM
, EXx
}, PREFIX_OPCODE
},
3259 { "mulsd", { XM
, EXq
}, PREFIX_OPCODE
},
3264 { "cvtps2pd", { XM
, EXq
}, PREFIX_OPCODE
},
3265 { "cvtss2sd", { XM
, EXd
}, PREFIX_OPCODE
},
3266 { "cvtpd2ps", { XM
, EXx
}, PREFIX_OPCODE
},
3267 { "cvtsd2ss", { XM
, EXq
}, PREFIX_OPCODE
},
3272 { "cvtdq2ps", { XM
, EXx
}, PREFIX_OPCODE
},
3273 { "cvttps2dq", { XM
, EXx
}, PREFIX_OPCODE
},
3274 { "cvtps2dq", { XM
, EXx
}, PREFIX_OPCODE
},
3279 { "subps", { XM
, EXx
}, PREFIX_OPCODE
},
3280 { "subss", { XM
, EXd
}, PREFIX_OPCODE
},
3281 { "subpd", { XM
, EXx
}, PREFIX_OPCODE
},
3282 { "subsd", { XM
, EXq
}, PREFIX_OPCODE
},
3287 { "minps", { XM
, EXx
}, PREFIX_OPCODE
},
3288 { "minss", { XM
, EXd
}, PREFIX_OPCODE
},
3289 { "minpd", { XM
, EXx
}, PREFIX_OPCODE
},
3290 { "minsd", { XM
, EXq
}, PREFIX_OPCODE
},
3295 { "divps", { XM
, EXx
}, PREFIX_OPCODE
},
3296 { "divss", { XM
, EXd
}, PREFIX_OPCODE
},
3297 { "divpd", { XM
, EXx
}, PREFIX_OPCODE
},
3298 { "divsd", { XM
, EXq
}, PREFIX_OPCODE
},
3303 { "maxps", { XM
, EXx
}, PREFIX_OPCODE
},
3304 { "maxss", { XM
, EXd
}, PREFIX_OPCODE
},
3305 { "maxpd", { XM
, EXx
}, PREFIX_OPCODE
},
3306 { "maxsd", { XM
, EXq
}, PREFIX_OPCODE
},
3311 { "punpcklbw",{ MX
, EMd
}, PREFIX_OPCODE
},
3313 { "punpcklbw",{ MX
, EMx
}, PREFIX_OPCODE
},
3318 { "punpcklwd",{ MX
, EMd
}, PREFIX_OPCODE
},
3320 { "punpcklwd",{ MX
, EMx
}, PREFIX_OPCODE
},
3325 { "punpckldq",{ MX
, EMd
}, PREFIX_OPCODE
},
3327 { "punpckldq",{ MX
, EMx
}, PREFIX_OPCODE
},
3332 { "movq", { MX
, EM
}, PREFIX_OPCODE
},
3333 { "movdqu", { XM
, EXx
}, PREFIX_OPCODE
},
3334 { "movdqa", { XM
, EXx
}, PREFIX_OPCODE
},
3339 { "pshufw", { MX
, EM
, Ib
}, PREFIX_OPCODE
},
3340 { "pshufhw",{ XM
, EXx
, Ib
}, PREFIX_OPCODE
},
3341 { "pshufd", { XM
, EXx
, Ib
}, PREFIX_OPCODE
},
3342 { "pshuflw",{ XM
, EXx
, Ib
}, PREFIX_OPCODE
},
3347 {"vmread", { Em
, Gm
}, 0 },
3349 {"extrq", { XS
, Ib
, Ib
}, 0 },
3350 {"insertq", { XM
, XS
, Ib
, Ib
}, 0 },
3355 {"vmwrite", { Gm
, Em
}, 0 },
3357 {"extrq", { XM
, XS
}, 0 },
3358 {"insertq", { XM
, XS
}, 0 },
3365 { "haddpd", { XM
, EXx
}, PREFIX_OPCODE
},
3366 { "haddps", { XM
, EXx
}, PREFIX_OPCODE
},
3373 { "hsubpd", { XM
, EXx
}, PREFIX_OPCODE
},
3374 { "hsubps", { XM
, EXx
}, PREFIX_OPCODE
},
3379 { "movK", { Edq
, MX
}, PREFIX_OPCODE
},
3380 { "movq", { XM
, EXq
}, PREFIX_OPCODE
},
3381 { "movK", { Edq
, XM
}, PREFIX_OPCODE
},
3386 { "movq", { EMS
, MX
}, PREFIX_OPCODE
},
3387 { "movdqu", { EXxS
, XM
}, PREFIX_OPCODE
},
3388 { "movdqa", { EXxS
, XM
}, PREFIX_OPCODE
},
3391 /* PREFIX_0FAE_REG_0_MOD_3 */
3394 { "rdfsbase", { Ev
}, 0 },
3397 /* PREFIX_0FAE_REG_1_MOD_3 */
3400 { "rdgsbase", { Ev
}, 0 },
3403 /* PREFIX_0FAE_REG_2_MOD_3 */
3406 { "wrfsbase", { Ev
}, 0 },
3409 /* PREFIX_0FAE_REG_3_MOD_3 */
3412 { "wrgsbase", { Ev
}, 0 },
3415 /* PREFIX_0FAE_REG_4_MOD_0 */
3417 { "xsave", { FXSAVE
}, 0 },
3418 { "ptwrite{%LQ|}", { Edq
}, 0 },
3421 /* PREFIX_0FAE_REG_4_MOD_3 */
3424 { "ptwrite{%LQ|}", { Edq
}, 0 },
3427 /* PREFIX_0FAE_REG_5_MOD_3 */
3429 { "lfence", { Skip_MODRM
}, 0 },
3430 { "incsspK", { Edq
}, PREFIX_OPCODE
},
3433 /* PREFIX_0FAE_REG_6_MOD_0 */
3435 { "xsaveopt", { FXSAVE
}, PREFIX_OPCODE
},
3436 { "clrssbsy", { Mq
}, PREFIX_OPCODE
},
3437 { "clwb", { Mb
}, PREFIX_OPCODE
},
3440 /* PREFIX_0FAE_REG_6_MOD_3 */
3442 { RM_TABLE (RM_0FAE_REG_6_MOD_3_P_0
) },
3443 { "umonitor", { Eva
}, PREFIX_OPCODE
},
3444 { "tpause", { Edq
}, PREFIX_OPCODE
},
3445 { "umwait", { Edq
}, PREFIX_OPCODE
},
3448 /* PREFIX_0FAE_REG_7_MOD_0 */
3450 { "clflush", { Mb
}, 0 },
3452 { "clflushopt", { Mb
}, 0 },
3458 { "popcntS", { Gv
, Ev
}, 0 },
3463 { "bsfS", { Gv
, Ev
}, 0 },
3464 { "tzcntS", { Gv
, Ev
}, 0 },
3465 { "bsfS", { Gv
, Ev
}, 0 },
3470 { "bsrS", { Gv
, Ev
}, 0 },
3471 { "lzcntS", { Gv
, Ev
}, 0 },
3472 { "bsrS", { Gv
, Ev
}, 0 },
3477 { "cmpps", { XM
, EXx
, CMP
}, PREFIX_OPCODE
},
3478 { "cmpss", { XM
, EXd
, CMP
}, PREFIX_OPCODE
},
3479 { "cmppd", { XM
, EXx
, CMP
}, PREFIX_OPCODE
},
3480 { "cmpsd", { XM
, EXq
, CMP
}, PREFIX_OPCODE
},
3483 /* PREFIX_0FC7_REG_6_MOD_0 */
3485 { "vmptrld",{ Mq
}, 0 },
3486 { "vmxon", { Mq
}, 0 },
3487 { "vmclear",{ Mq
}, 0 },
3490 /* PREFIX_0FC7_REG_6_MOD_3 */
3492 { "rdrand", { Ev
}, 0 },
3494 { "rdrand", { Ev
}, 0 }
3497 /* PREFIX_0FC7_REG_7_MOD_3 */
3499 { "rdseed", { Ev
}, 0 },
3500 { "rdpid", { Em
}, 0 },
3501 { "rdseed", { Ev
}, 0 },
3508 { "addsubpd", { XM
, EXx
}, 0 },
3509 { "addsubps", { XM
, EXx
}, 0 },
3515 { "movq2dq",{ XM
, MS
}, 0 },
3516 { "movq", { EXqS
, XM
}, 0 },
3517 { "movdq2q",{ MX
, XS
}, 0 },
3523 { "cvtdq2pd", { XM
, EXq
}, PREFIX_OPCODE
},
3524 { "cvttpd2dq", { XM
, EXx
}, PREFIX_OPCODE
},
3525 { "cvtpd2dq", { XM
, EXx
}, PREFIX_OPCODE
},
3530 { "movntq", { Mq
, MX
}, PREFIX_OPCODE
},
3532 { MOD_TABLE (MOD_0FE7_PREFIX_2
) },
3540 { MOD_TABLE (MOD_0FF0_PREFIX_3
) },
3545 { "maskmovq", { MX
, MS
}, PREFIX_OPCODE
},
3547 { "maskmovdqu", { XM
, XS
}, PREFIX_OPCODE
},
3552 { "movbeS", { Gv
, Mv
}, PREFIX_OPCODE
},
3554 { "movbeS", { Gv
, Mv
}, PREFIX_OPCODE
},
3555 { "crc32A", { Gdq
, Eb
}, PREFIX_OPCODE
},
3560 { "movbeS", { Mv
, Gv
}, PREFIX_OPCODE
},
3562 { "movbeS", { Mv
, Gv
}, PREFIX_OPCODE
},
3563 { "crc32Q", { Gdq
, Ev
}, PREFIX_OPCODE
},
3568 { MOD_TABLE (MOD_0F38F6_PREFIX_0
) },
3569 { "adoxS", { Gdq
, Edq
}, PREFIX_OPCODE
},
3570 { "adcxS", { Gdq
, Edq
}, PREFIX_OPCODE
},
3577 { MOD_TABLE (MOD_0F38F8_PREFIX_1
) },
3578 { MOD_TABLE (MOD_0F38F8_PREFIX_2
) },
3579 { MOD_TABLE (MOD_0F38F8_PREFIX_3
) },
3582 /* PREFIX_VEX_0F10 */
3584 { "vmovups", { XM
, EXx
}, 0 },
3585 { "vmovss", { XMScalar
, VexScalarR
, EXxmm_md
}, 0 },
3586 { "vmovupd", { XM
, EXx
}, 0 },
3587 { "vmovsd", { XMScalar
, VexScalarR
, EXxmm_mq
}, 0 },
3590 /* PREFIX_VEX_0F11 */
3592 { "vmovups", { EXxS
, XM
}, 0 },
3593 { "vmovss", { EXdS
, VexScalarR
, XMScalar
}, 0 },
3594 { "vmovupd", { EXxS
, XM
}, 0 },
3595 { "vmovsd", { EXqS
, VexScalarR
, XMScalar
}, 0 },
3598 /* PREFIX_VEX_0F12 */
3600 { MOD_TABLE (MOD_VEX_0F12_PREFIX_0
) },
3601 { "vmovsldup", { XM
, EXx
}, 0 },
3602 { MOD_TABLE (MOD_VEX_0F12_PREFIX_2
) },
3603 { "vmovddup", { XM
, EXymmq
}, 0 },
3606 /* PREFIX_VEX_0F16 */
3608 { MOD_TABLE (MOD_VEX_0F16_PREFIX_0
) },
3609 { "vmovshdup", { XM
, EXx
}, 0 },
3610 { MOD_TABLE (MOD_VEX_0F16_PREFIX_2
) },
3613 /* PREFIX_VEX_0F2A */
3616 { "vcvtsi2ss{%LQ|}", { XMScalar
, VexScalar
, Edq
}, 0 },
3618 { "vcvtsi2sd{%LQ|}", { XMScalar
, VexScalar
, Edq
}, 0 },
3621 /* PREFIX_VEX_0F2C */
3624 { "vcvttss2si", { Gdq
, EXxmm_md
, EXxEVexS
}, 0 },
3626 { "vcvttsd2si", { Gdq
, EXxmm_mq
, EXxEVexS
}, 0 },
3629 /* PREFIX_VEX_0F2D */
3632 { "vcvtss2si", { Gdq
, EXxmm_md
, EXxEVexR
}, 0 },
3634 { "vcvtsd2si", { Gdq
, EXxmm_mq
, EXxEVexR
}, 0 },
3637 /* PREFIX_VEX_0F2E */
3639 { "vucomisX", { XMScalar
, EXxmm_md
, EXxEVexS
}, PREFIX_OPCODE
},
3641 { "vucomisX", { XMScalar
, EXxmm_mq
, EXxEVexS
}, PREFIX_OPCODE
},
3644 /* PREFIX_VEX_0F2F */
3646 { "vcomisX", { XMScalar
, EXxmm_md
, EXxEVexS
}, PREFIX_OPCODE
},
3648 { "vcomisX", { XMScalar
, EXxmm_mq
, EXxEVexS
}, PREFIX_OPCODE
},
3651 /* PREFIX_VEX_0F41 */
3653 { VEX_LEN_TABLE (VEX_LEN_0F41_P_0
) },
3655 { VEX_LEN_TABLE (VEX_LEN_0F41_P_2
) },
3658 /* PREFIX_VEX_0F42 */
3660 { VEX_LEN_TABLE (VEX_LEN_0F42_P_0
) },
3662 { VEX_LEN_TABLE (VEX_LEN_0F42_P_2
) },
3665 /* PREFIX_VEX_0F44 */
3667 { VEX_LEN_TABLE (VEX_LEN_0F44_P_0
) },
3669 { VEX_LEN_TABLE (VEX_LEN_0F44_P_2
) },
3672 /* PREFIX_VEX_0F45 */
3674 { VEX_LEN_TABLE (VEX_LEN_0F45_P_0
) },
3676 { VEX_LEN_TABLE (VEX_LEN_0F45_P_2
) },
3679 /* PREFIX_VEX_0F46 */
3681 { VEX_LEN_TABLE (VEX_LEN_0F46_P_0
) },
3683 { VEX_LEN_TABLE (VEX_LEN_0F46_P_2
) },
3686 /* PREFIX_VEX_0F47 */
3688 { VEX_LEN_TABLE (VEX_LEN_0F47_P_0
) },
3690 { VEX_LEN_TABLE (VEX_LEN_0F47_P_2
) },
3693 /* PREFIX_VEX_0F4A */
3695 { VEX_LEN_TABLE (VEX_LEN_0F4A_P_0
) },
3697 { VEX_LEN_TABLE (VEX_LEN_0F4A_P_2
) },
3700 /* PREFIX_VEX_0F4B */
3702 { VEX_LEN_TABLE (VEX_LEN_0F4B_P_0
) },
3704 { VEX_LEN_TABLE (VEX_LEN_0F4B_P_2
) },
3707 /* PREFIX_VEX_0F51 */
3709 { "vsqrtps", { XM
, EXx
}, 0 },
3710 { "vsqrtss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3711 { "vsqrtpd", { XM
, EXx
}, 0 },
3712 { "vsqrtsd", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3715 /* PREFIX_VEX_0F52 */
3717 { "vrsqrtps", { XM
, EXx
}, 0 },
3718 { "vrsqrtss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3721 /* PREFIX_VEX_0F53 */
3723 { "vrcpps", { XM
, EXx
}, 0 },
3724 { "vrcpss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3727 /* PREFIX_VEX_0F58 */
3729 { "vaddps", { XM
, Vex
, EXx
}, 0 },
3730 { "vaddss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3731 { "vaddpd", { XM
, Vex
, EXx
}, 0 },
3732 { "vaddsd", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3735 /* PREFIX_VEX_0F59 */
3737 { "vmulps", { XM
, Vex
, EXx
}, 0 },
3738 { "vmulss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3739 { "vmulpd", { XM
, Vex
, EXx
}, 0 },
3740 { "vmulsd", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3743 /* PREFIX_VEX_0F5A */
3745 { "vcvtps2pd", { XM
, EXxmmq
}, 0 },
3746 { "vcvtss2sd", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3747 { "vcvtpd2ps%XY",{ XMM
, EXx
}, 0 },
3748 { "vcvtsd2ss", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3751 /* PREFIX_VEX_0F5B */
3753 { "vcvtdq2ps", { XM
, EXx
}, 0 },
3754 { "vcvttps2dq", { XM
, EXx
}, 0 },
3755 { "vcvtps2dq", { XM
, EXx
}, 0 },
3758 /* PREFIX_VEX_0F5C */
3760 { "vsubps", { XM
, Vex
, EXx
}, 0 },
3761 { "vsubss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3762 { "vsubpd", { XM
, Vex
, EXx
}, 0 },
3763 { "vsubsd", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3766 /* PREFIX_VEX_0F5D */
3768 { "vminps", { XM
, Vex
, EXx
}, 0 },
3769 { "vminss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3770 { "vminpd", { XM
, Vex
, EXx
}, 0 },
3771 { "vminsd", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3774 /* PREFIX_VEX_0F5E */
3776 { "vdivps", { XM
, Vex
, EXx
}, 0 },
3777 { "vdivss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3778 { "vdivpd", { XM
, Vex
, EXx
}, 0 },
3779 { "vdivsd", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3782 /* PREFIX_VEX_0F5F */
3784 { "vmaxps", { XM
, Vex
, EXx
}, 0 },
3785 { "vmaxss", { XMScalar
, VexScalar
, EXxmm_md
}, 0 },
3786 { "vmaxpd", { XM
, Vex
, EXx
}, 0 },
3787 { "vmaxsd", { XMScalar
, VexScalar
, EXxmm_mq
}, 0 },
3790 /* PREFIX_VEX_0F6F */
3793 { "vmovdqu", { XM
, EXx
}, 0 },
3794 { "vmovdqa", { XM
, EXx
}, 0 },
3797 /* PREFIX_VEX_0F70 */
3800 { "vpshufhw", { XM
, EXx
, Ib
}, 0 },
3801 { "vpshufd", { XM
, EXx
, Ib
}, 0 },
3802 { "vpshuflw", { XM
, EXx
, Ib
}, 0 },
3805 /* PREFIX_VEX_0F7C */
3809 { "vhaddpd", { XM
, Vex
, EXx
}, 0 },
3810 { "vhaddps", { XM
, Vex
, EXx
}, 0 },
3813 /* PREFIX_VEX_0F7D */
3817 { "vhsubpd", { XM
, Vex
, EXx
}, 0 },
3818 { "vhsubps", { XM
, Vex
, EXx
}, 0 },
3821 /* PREFIX_VEX_0F7E */
3824 { VEX_LEN_TABLE (VEX_LEN_0F7E_P_1
) },
3825 { VEX_LEN_TABLE (VEX_LEN_0F7E_P_2
) },
3828 /* PREFIX_VEX_0F7F */
3831 { "vmovdqu", { EXxS
, XM
}, 0 },
3832 { "vmovdqa", { EXxS
, XM
}, 0 },
3835 /* PREFIX_VEX_0F90 */
3837 { VEX_LEN_TABLE (VEX_LEN_0F90_P_0
) },
3839 { VEX_LEN_TABLE (VEX_LEN_0F90_P_2
) },
3842 /* PREFIX_VEX_0F91 */
3844 { VEX_LEN_TABLE (VEX_LEN_0F91_P_0
) },
3846 { VEX_LEN_TABLE (VEX_LEN_0F91_P_2
) },
3849 /* PREFIX_VEX_0F92 */
3851 { VEX_LEN_TABLE (VEX_LEN_0F92_P_0
) },
3853 { VEX_LEN_TABLE (VEX_LEN_0F92_P_2
) },
3854 { VEX_LEN_TABLE (VEX_LEN_0F92_P_3
) },
3857 /* PREFIX_VEX_0F93 */
3859 { VEX_LEN_TABLE (VEX_LEN_0F93_P_0
) },
3861 { VEX_LEN_TABLE (VEX_LEN_0F93_P_2
) },
3862 { VEX_LEN_TABLE (VEX_LEN_0F93_P_3
) },
3865 /* PREFIX_VEX_0F98 */
3867 { VEX_LEN_TABLE (VEX_LEN_0F98_P_0
) },
3869 { VEX_LEN_TABLE (VEX_LEN_0F98_P_2
) },
3872 /* PREFIX_VEX_0F99 */
3874 { VEX_LEN_TABLE (VEX_LEN_0F99_P_0
) },
3876 { VEX_LEN_TABLE (VEX_LEN_0F99_P_2
) },
3879 /* PREFIX_VEX_0FC2 */
3881 { "vcmpps", { XM
, Vex
, EXx
, CMP
}, 0 },
3882 { "vcmpss", { XMScalar
, VexScalar
, EXxmm_md
, CMP
}, 0 },
3883 { "vcmppd", { XM
, Vex
, EXx
, CMP
}, 0 },
3884 { "vcmpsd", { XMScalar
, VexScalar
, EXxmm_mq
, CMP
}, 0 },
3887 /* PREFIX_VEX_0FD0 */
3891 { "vaddsubpd", { XM
, Vex
, EXx
}, 0 },
3892 { "vaddsubps", { XM
, Vex
, EXx
}, 0 },
3895 /* PREFIX_VEX_0FE6 */
3898 { "vcvtdq2pd", { XM
, EXxmmq
}, 0 },
3899 { "vcvttpd2dq%XY", { XMM
, EXx
}, 0 },
3900 { "vcvtpd2dq%XY", { XMM
, EXx
}, 0 },
3903 /* PREFIX_VEX_0FF0 */
3908 { MOD_TABLE (MOD_VEX_0FF0_PREFIX_3
) },
3911 /* PREFIX_VEX_0F3849_X86_64 */
3913 { VEX_W_TABLE (VEX_W_0F3849_X86_64_P_0
) },
3915 { VEX_W_TABLE (VEX_W_0F3849_X86_64_P_2
) },
3916 { VEX_W_TABLE (VEX_W_0F3849_X86_64_P_3
) },
3919 /* PREFIX_VEX_0F384B_X86_64 */
3922 { VEX_W_TABLE (VEX_W_0F384B_X86_64_P_1
) },
3923 { VEX_W_TABLE (VEX_W_0F384B_X86_64_P_2
) },
3924 { VEX_W_TABLE (VEX_W_0F384B_X86_64_P_3
) },
3927 /* PREFIX_VEX_0F385C_X86_64 */
3930 { VEX_W_TABLE (VEX_W_0F385C_X86_64_P_1
) },
3934 /* PREFIX_VEX_0F385E_X86_64 */
3936 { VEX_W_TABLE (VEX_W_0F385E_X86_64_P_0
) },
3937 { VEX_W_TABLE (VEX_W_0F385E_X86_64_P_1
) },
3938 { VEX_W_TABLE (VEX_W_0F385E_X86_64_P_2
) },
3939 { VEX_W_TABLE (VEX_W_0F385E_X86_64_P_3
) },
3942 /* PREFIX_VEX_0F38F5 */
3944 { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_0
) },
3945 { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_1
) },
3947 { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_3
) },
3950 /* PREFIX_VEX_0F38F6 */
3955 { VEX_LEN_TABLE (VEX_LEN_0F38F6_P_3
) },
3958 /* PREFIX_VEX_0F38F7 */
3960 { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_0
) },
3961 { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_1
) },
3962 { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_2
) },
3963 { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_3
) },
3966 /* PREFIX_VEX_0F3AF0 */
3971 { VEX_LEN_TABLE (VEX_LEN_0F3AF0_P_3
) },
3974 #include "i386-dis-evex-prefix.h"
3977 static const struct dis386 x86_64_table
[][2] = {
3980 { "pushP", { es
}, 0 },
3985 { "popP", { es
}, 0 },
3990 { "pushP", { cs
}, 0 },
3995 { "pushP", { ss
}, 0 },
4000 { "popP", { ss
}, 0 },
4005 { "pushP", { ds
}, 0 },
4010 { "popP", { ds
}, 0 },
4015 { "daa", { XX
}, 0 },
4020 { "das", { XX
}, 0 },
4025 { "aaa", { XX
}, 0 },
4030 { "aas", { XX
}, 0 },
4035 { "pushaP", { XX
}, 0 },
4040 { "popaP", { XX
}, 0 },
4045 { MOD_TABLE (MOD_62_32BIT
) },
4046 { EVEX_TABLE (EVEX_0F
) },
4051 { "arpl", { Ew
, Gw
}, 0 },
4052 { "movs", { { OP_G
, movsxd_mode
}, { MOVSXD_Fixup
, movsxd_mode
} }, 0 },
4057 { "ins{R|}", { Yzr
, indirDX
}, 0 },
4058 { "ins{G|}", { Yzr
, indirDX
}, 0 },
4063 { "outs{R|}", { indirDXr
, Xz
}, 0 },
4064 { "outs{G|}", { indirDXr
, Xz
}, 0 },
4069 /* Opcode 0x82 is an alias of opcode 0x80 in 32-bit mode. */
4070 { REG_TABLE (REG_80
) },
4075 { "{l|}call{T|}", { Ap
}, 0 },
4080 { "retP", { Iw
, BND
}, 0 },
4081 { "ret@", { Iw
, BND
}, 0 },
4086 { "retP", { BND
}, 0 },
4087 { "ret@", { BND
}, 0 },
4092 { MOD_TABLE (MOD_C4_32BIT
) },
4093 { VEX_C4_TABLE (VEX_0F
) },
4098 { MOD_TABLE (MOD_C5_32BIT
) },
4099 { VEX_C5_TABLE (VEX_0F
) },
4104 { "into", { XX
}, 0 },
4109 { "aam", { Ib
}, 0 },
4114 { "aad", { Ib
}, 0 },
4119 { "callP", { Jv
, BND
}, 0 },
4120 { "call@", { Jv
, BND
}, 0 }
4125 { "jmpP", { Jv
, BND
}, 0 },
4126 { "jmp@", { Jv
, BND
}, 0 }
4131 { "{l|}jmp{T|}", { Ap
}, 0 },
4134 /* X86_64_0F01_REG_0 */
4136 { "sgdt{Q|Q}", { M
}, 0 },
4137 { "sgdt", { M
}, 0 },
4140 /* X86_64_0F01_REG_1 */
4142 { "sidt{Q|Q}", { M
}, 0 },
4143 { "sidt", { M
}, 0 },
4146 /* X86_64_0F01_REG_2 */
4148 { "lgdt{Q|Q}", { M
}, 0 },
4149 { "lgdt", { M
}, 0 },
4152 /* X86_64_0F01_REG_3 */
4154 { "lidt{Q|Q}", { M
}, 0 },
4155 { "lidt", { M
}, 0 },
4160 { "movZ", { Em
, Td
}, 0 },
4165 { "movZ", { Td
, Em
}, 0 },
4168 /* X86_64_VEX_0F3849 */
4171 { PREFIX_TABLE (PREFIX_VEX_0F3849_X86_64
) },
4174 /* X86_64_VEX_0F384B */
4177 { PREFIX_TABLE (PREFIX_VEX_0F384B_X86_64
) },
4180 /* X86_64_VEX_0F385C */
4183 { PREFIX_TABLE (PREFIX_VEX_0F385C_X86_64
) },
4186 /* X86_64_VEX_0F385E */
4189 { PREFIX_TABLE (PREFIX_VEX_0F385E_X86_64
) },
4193 static const struct dis386 three_byte_table
[][256] = {
4195 /* THREE_BYTE_0F38 */
4198 { "pshufb", { MX
, EM
}, PREFIX_OPCODE
},
4199 { "phaddw", { MX
, EM
}, PREFIX_OPCODE
},
4200 { "phaddd", { MX
, EM
}, PREFIX_OPCODE
},
4201 { "phaddsw", { MX
, EM
}, PREFIX_OPCODE
},
4202 { "pmaddubsw", { MX
, EM
}, PREFIX_OPCODE
},
4203 { "phsubw", { MX
, EM
}, PREFIX_OPCODE
},
4204 { "phsubd", { MX
, EM
}, PREFIX_OPCODE
},
4205 { "phsubsw", { MX
, EM
}, PREFIX_OPCODE
},
4207 { "psignb", { MX
, EM
}, PREFIX_OPCODE
},
4208 { "psignw", { MX
, EM
}, PREFIX_OPCODE
},
4209 { "psignd", { MX
, EM
}, PREFIX_OPCODE
},
4210 { "pmulhrsw", { MX
, EM
}, PREFIX_OPCODE
},
4216 { "pblendvb", { XM
, EXx
, XMM0
}, PREFIX_DATA
},
4220 { "blendvps", { XM
, EXx
, XMM0
}, PREFIX_DATA
},
4221 { "blendvpd", { XM
, EXx
, XMM0
}, PREFIX_DATA
},
4223 { "ptest", { XM
, EXx
}, PREFIX_DATA
},
4229 { "pabsb", { MX
, EM
}, PREFIX_OPCODE
},
4230 { "pabsw", { MX
, EM
}, PREFIX_OPCODE
},
4231 { "pabsd", { MX
, EM
}, PREFIX_OPCODE
},
4234 { "pmovsxbw", { XM
, EXq
}, PREFIX_DATA
},
4235 { "pmovsxbd", { XM
, EXd
}, PREFIX_DATA
},
4236 { "pmovsxbq", { XM
, EXw
}, PREFIX_DATA
},
4237 { "pmovsxwd", { XM
, EXq
}, PREFIX_DATA
},
4238 { "pmovsxwq", { XM
, EXd
}, PREFIX_DATA
},
4239 { "pmovsxdq", { XM
, EXq
}, PREFIX_DATA
},
4243 { "pmuldq", { XM
, EXx
}, PREFIX_DATA
},
4244 { "pcmpeqq", { XM
, EXx
}, PREFIX_DATA
},
4245 { MOD_TABLE (MOD_0F382A
) },
4246 { "packusdw", { XM
, EXx
}, PREFIX_DATA
},
4252 { "pmovzxbw", { XM
, EXq
}, PREFIX_DATA
},
4253 { "pmovzxbd", { XM
, EXd
}, PREFIX_DATA
},
4254 { "pmovzxbq", { XM
, EXw
}, PREFIX_DATA
},
4255 { "pmovzxwd", { XM
, EXq
}, PREFIX_DATA
},
4256 { "pmovzxwq", { XM
, EXd
}, PREFIX_DATA
},
4257 { "pmovzxdq", { XM
, EXq
}, PREFIX_DATA
},
4259 { "pcmpgtq", { XM
, EXx
}, PREFIX_DATA
},
4261 { "pminsb", { XM
, EXx
}, PREFIX_DATA
},
4262 { "pminsd", { XM
, EXx
}, PREFIX_DATA
},
4263 { "pminuw", { XM
, EXx
}, PREFIX_DATA
},
4264 { "pminud", { XM
, EXx
}, PREFIX_DATA
},
4265 { "pmaxsb", { XM
, EXx
}, PREFIX_DATA
},
4266 { "pmaxsd", { XM
, EXx
}, PREFIX_DATA
},
4267 { "pmaxuw", { XM
, EXx
}, PREFIX_DATA
},
4268 { "pmaxud", { XM
, EXx
}, PREFIX_DATA
},
4270 { "pmulld", { XM
, EXx
}, PREFIX_DATA
},
4271 { "phminposuw", { XM
, EXx
}, PREFIX_DATA
},
4342 { "invept", { Gm
, Mo
}, PREFIX_DATA
},
4343 { "invvpid", { Gm
, Mo
}, PREFIX_DATA
},
4344 { "invpcid", { Gm
, M
}, PREFIX_DATA
},
4423 { "sha1nexte", { XM
, EXxmm
}, PREFIX_OPCODE
},
4424 { "sha1msg1", { XM
, EXxmm
}, PREFIX_OPCODE
},
4425 { "sha1msg2", { XM
, EXxmm
}, PREFIX_OPCODE
},
4426 { "sha256rnds2", { XM
, EXxmm
, XMM0
}, PREFIX_OPCODE
},
4427 { "sha256msg1", { XM
, EXxmm
}, PREFIX_OPCODE
},
4428 { "sha256msg2", { XM
, EXxmm
}, PREFIX_OPCODE
},
4430 { "gf2p8mulb", { XM
, EXxmm
}, PREFIX_DATA
},
4444 { "aesimc", { XM
, EXx
}, PREFIX_DATA
},
4445 { "aesenc", { XM
, EXx
}, PREFIX_DATA
},
4446 { "aesenclast", { XM
, EXx
}, PREFIX_DATA
},
4447 { "aesdec", { XM
, EXx
}, PREFIX_DATA
},
4448 { "aesdeclast", { XM
, EXx
}, PREFIX_DATA
},
4468 { PREFIX_TABLE (PREFIX_0F38F0
) },
4469 { PREFIX_TABLE (PREFIX_0F38F1
) },
4473 { MOD_TABLE (MOD_0F38F5
) },
4474 { PREFIX_TABLE (PREFIX_0F38F6
) },
4477 { PREFIX_TABLE (PREFIX_0F38F8
) },
4478 { MOD_TABLE (MOD_0F38F9
) },
4486 /* THREE_BYTE_0F3A */
4498 { "roundps", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4499 { "roundpd", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4500 { "roundss", { XM
, EXd
, Ib
}, PREFIX_DATA
},
4501 { "roundsd", { XM
, EXq
, Ib
}, PREFIX_DATA
},
4502 { "blendps", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4503 { "blendpd", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4504 { "pblendw", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4505 { "palignr", { MX
, EM
, Ib
}, PREFIX_OPCODE
},
4511 { "pextrb", { Edqb
, XM
, Ib
}, PREFIX_DATA
},
4512 { "pextrw", { Edqw
, XM
, Ib
}, PREFIX_DATA
},
4513 { "pextrK", { Edq
, XM
, Ib
}, PREFIX_DATA
},
4514 { "extractps", { Edqd
, XM
, Ib
}, PREFIX_DATA
},
4525 { "pinsrb", { XM
, Edqb
, Ib
}, PREFIX_DATA
},
4526 { "insertps", { XM
, EXd
, Ib
}, PREFIX_DATA
},
4527 { "pinsrK", { XM
, Edq
, Ib
}, PREFIX_DATA
},
4561 { "dpps", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4562 { "dppd", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4563 { "mpsadbw", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4565 { "pclmulqdq", { XM
, EXx
, PCLMUL
}, PREFIX_DATA
},
4597 { "pcmpestrm!%LQ", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4598 { "pcmpestri!%LQ", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4599 { "pcmpistrm", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4600 { "pcmpistri", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4718 { "sha1rnds4", { XM
, EXxmm
, Ib
}, PREFIX_OPCODE
},
4720 { "gf2p8affineqb", { XM
, EXxmm
, Ib
}, PREFIX_DATA
},
4721 { "gf2p8affineinvqb", { XM
, EXxmm
, Ib
}, PREFIX_DATA
},
4739 { "aeskeygenassist", { XM
, EXx
, Ib
}, PREFIX_DATA
},
4779 static const struct dis386 xop_table
[][256] = {
4932 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_85
) },
4933 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_86
) },
4934 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_87
) },
4942 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_8E
) },
4943 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_8F
) },
4950 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_95
) },
4951 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_96
) },
4952 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_97
) },
4960 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_9E
) },
4961 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_9F
) },
4965 { "vpcmov", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
4966 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_A3
) },
4969 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_A6
) },
4987 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_B6
) },
4999 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_C0
) },
5000 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_C1
) },
5001 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_C2
) },
5002 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_C3
) },
5012 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CC
) },
5013 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CD
) },
5014 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CE
) },
5015 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CF
) },
5048 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EC
) },
5049 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_ED
) },
5050 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EE
) },
5051 { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EF
) },
5075 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_01
) },
5076 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_02
) },
5094 { MOD_TABLE (MOD_VEX_0FXOP_09_12
) },
5218 { VEX_W_TABLE (VEX_W_0FXOP_09_80
) },
5219 { VEX_W_TABLE (VEX_W_0FXOP_09_81
) },
5220 { VEX_W_TABLE (VEX_W_0FXOP_09_82
) },
5221 { VEX_W_TABLE (VEX_W_0FXOP_09_83
) },
5236 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_90
) },
5237 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_91
) },
5238 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_92
) },
5239 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_93
) },
5240 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_94
) },
5241 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_95
) },
5242 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_96
) },
5243 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_97
) },
5245 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_98
) },
5246 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_99
) },
5247 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_9A
) },
5248 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_9B
) },
5291 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_C1
) },
5292 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_C2
) },
5293 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_C3
) },
5296 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_C6
) },
5297 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_C7
) },
5302 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_CB
) },
5309 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_D1
) },
5310 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_D2
) },
5311 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_D3
) },
5314 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_D6
) },
5315 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_D7
) },
5320 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_DB
) },
5327 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_E1
) },
5328 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_E2
) },
5329 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_E3
) },
5383 { "bextrS", { Gdq
, Edq
, Id
}, 0 },
5385 { VEX_LEN_TABLE (VEX_LEN_0FXOP_0A_12
) },
5655 static const struct dis386 vex_table
[][256] = {
5677 { PREFIX_TABLE (PREFIX_VEX_0F10
) },
5678 { PREFIX_TABLE (PREFIX_VEX_0F11
) },
5679 { PREFIX_TABLE (PREFIX_VEX_0F12
) },
5680 { MOD_TABLE (MOD_VEX_0F13
) },
5681 { "vunpcklpX", { XM
, Vex
, EXx
}, PREFIX_OPCODE
},
5682 { "vunpckhpX", { XM
, Vex
, EXx
}, PREFIX_OPCODE
},
5683 { PREFIX_TABLE (PREFIX_VEX_0F16
) },
5684 { MOD_TABLE (MOD_VEX_0F17
) },
5704 { "vmovapX", { XM
, EXx
}, PREFIX_OPCODE
},
5705 { "vmovapX", { EXxS
, XM
}, PREFIX_OPCODE
},
5706 { PREFIX_TABLE (PREFIX_VEX_0F2A
) },
5707 { MOD_TABLE (MOD_VEX_0F2B
) },
5708 { PREFIX_TABLE (PREFIX_VEX_0F2C
) },
5709 { PREFIX_TABLE (PREFIX_VEX_0F2D
) },
5710 { PREFIX_TABLE (PREFIX_VEX_0F2E
) },
5711 { PREFIX_TABLE (PREFIX_VEX_0F2F
) },
5732 { PREFIX_TABLE (PREFIX_VEX_0F41
) },
5733 { PREFIX_TABLE (PREFIX_VEX_0F42
) },
5735 { PREFIX_TABLE (PREFIX_VEX_0F44
) },
5736 { PREFIX_TABLE (PREFIX_VEX_0F45
) },
5737 { PREFIX_TABLE (PREFIX_VEX_0F46
) },
5738 { PREFIX_TABLE (PREFIX_VEX_0F47
) },
5742 { PREFIX_TABLE (PREFIX_VEX_0F4A
) },
5743 { PREFIX_TABLE (PREFIX_VEX_0F4B
) },
5749 { MOD_TABLE (MOD_VEX_0F50
) },
5750 { PREFIX_TABLE (PREFIX_VEX_0F51
) },
5751 { PREFIX_TABLE (PREFIX_VEX_0F52
) },
5752 { PREFIX_TABLE (PREFIX_VEX_0F53
) },
5753 { "vandpX", { XM
, Vex
, EXx
}, PREFIX_OPCODE
},
5754 { "vandnpX", { XM
, Vex
, EXx
}, PREFIX_OPCODE
},
5755 { "vorpX", { XM
, Vex
, EXx
}, PREFIX_OPCODE
},
5756 { "vxorpX", { XM
, Vex
, EXx
}, PREFIX_OPCODE
},
5758 { PREFIX_TABLE (PREFIX_VEX_0F58
) },
5759 { PREFIX_TABLE (PREFIX_VEX_0F59
) },
5760 { PREFIX_TABLE (PREFIX_VEX_0F5A
) },
5761 { PREFIX_TABLE (PREFIX_VEX_0F5B
) },
5762 { PREFIX_TABLE (PREFIX_VEX_0F5C
) },
5763 { PREFIX_TABLE (PREFIX_VEX_0F5D
) },
5764 { PREFIX_TABLE (PREFIX_VEX_0F5E
) },
5765 { PREFIX_TABLE (PREFIX_VEX_0F5F
) },
5767 { "vpunpcklbw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5768 { "vpunpcklwd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5769 { "vpunpckldq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5770 { "vpacksswb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5771 { "vpcmpgtb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5772 { "vpcmpgtw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5773 { "vpcmpgtd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5774 { "vpackuswb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5776 { "vpunpckhbw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5777 { "vpunpckhwd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5778 { "vpunpckhdq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5779 { "vpackssdw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5780 { "vpunpcklqdq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5781 { "vpunpckhqdq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5782 { VEX_LEN_TABLE (VEX_LEN_0F6E
) },
5783 { PREFIX_TABLE (PREFIX_VEX_0F6F
) },
5785 { PREFIX_TABLE (PREFIX_VEX_0F70
) },
5786 { REG_TABLE (REG_VEX_0F71
) },
5787 { REG_TABLE (REG_VEX_0F72
) },
5788 { REG_TABLE (REG_VEX_0F73
) },
5789 { "vpcmpeqb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5790 { "vpcmpeqw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5791 { "vpcmpeqd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5792 { VEX_LEN_TABLE (VEX_LEN_0F77
) },
5798 { PREFIX_TABLE (PREFIX_VEX_0F7C
) },
5799 { PREFIX_TABLE (PREFIX_VEX_0F7D
) },
5800 { PREFIX_TABLE (PREFIX_VEX_0F7E
) },
5801 { PREFIX_TABLE (PREFIX_VEX_0F7F
) },
5821 { PREFIX_TABLE (PREFIX_VEX_0F90
) },
5822 { PREFIX_TABLE (PREFIX_VEX_0F91
) },
5823 { PREFIX_TABLE (PREFIX_VEX_0F92
) },
5824 { PREFIX_TABLE (PREFIX_VEX_0F93
) },
5830 { PREFIX_TABLE (PREFIX_VEX_0F98
) },
5831 { PREFIX_TABLE (PREFIX_VEX_0F99
) },
5854 { REG_TABLE (REG_VEX_0FAE
) },
5877 { PREFIX_TABLE (PREFIX_VEX_0FC2
) },
5879 { VEX_LEN_TABLE (VEX_LEN_0FC4
) },
5880 { VEX_LEN_TABLE (VEX_LEN_0FC5
) },
5881 { "vshufpX", { XM
, Vex
, EXx
, Ib
}, PREFIX_OPCODE
},
5893 { PREFIX_TABLE (PREFIX_VEX_0FD0
) },
5894 { "vpsrlw", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5895 { "vpsrld", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5896 { "vpsrlq", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5897 { "vpaddq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5898 { "vpmullw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5899 { VEX_LEN_TABLE (VEX_LEN_0FD6
) },
5900 { MOD_TABLE (MOD_VEX_0FD7
) },
5902 { "vpsubusb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5903 { "vpsubusw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5904 { "vpminub", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5905 { "vpand", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5906 { "vpaddusb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5907 { "vpaddusw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5908 { "vpmaxub", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5909 { "vpandn", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5911 { "vpavgb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5912 { "vpsraw", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5913 { "vpsrad", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5914 { "vpavgw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5915 { "vpmulhuw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5916 { "vpmulhw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5917 { PREFIX_TABLE (PREFIX_VEX_0FE6
) },
5918 { MOD_TABLE (MOD_VEX_0FE7
) },
5920 { "vpsubsb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5921 { "vpsubsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5922 { "vpminsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5923 { "vpor", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5924 { "vpaddsb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5925 { "vpaddsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5926 { "vpmaxsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5927 { "vpxor", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5929 { PREFIX_TABLE (PREFIX_VEX_0FF0
) },
5930 { "vpsllw", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5931 { "vpslld", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5932 { "vpsllq", { XM
, Vex
, EXxmm
}, PREFIX_DATA
},
5933 { "vpmuludq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5934 { "vpmaddwd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5935 { "vpsadbw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5936 { VEX_LEN_TABLE (VEX_LEN_0FF7
) },
5938 { "vpsubb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5939 { "vpsubw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5940 { "vpsubd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5941 { "vpsubq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5942 { "vpaddb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5943 { "vpaddw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5944 { "vpaddd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5950 { "vpshufb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5951 { "vphaddw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5952 { "vphaddd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5953 { "vphaddsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5954 { "vpmaddubsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5955 { "vphsubw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5956 { "vphsubd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5957 { "vphsubsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5959 { "vpsignb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5960 { "vpsignw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5961 { "vpsignd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5962 { "vpmulhrsw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5963 { VEX_W_TABLE (VEX_W_0F380C
) },
5964 { VEX_W_TABLE (VEX_W_0F380D
) },
5965 { VEX_W_TABLE (VEX_W_0F380E
) },
5966 { VEX_W_TABLE (VEX_W_0F380F
) },
5971 { VEX_W_TABLE (VEX_W_0F3813
) },
5974 { VEX_LEN_TABLE (VEX_LEN_0F3816
) },
5975 { "vptest", { XM
, EXx
}, PREFIX_DATA
},
5977 { VEX_W_TABLE (VEX_W_0F3818
) },
5978 { VEX_LEN_TABLE (VEX_LEN_0F3819
) },
5979 { MOD_TABLE (MOD_VEX_0F381A
) },
5981 { "vpabsb", { XM
, EXx
}, PREFIX_DATA
},
5982 { "vpabsw", { XM
, EXx
}, PREFIX_DATA
},
5983 { "vpabsd", { XM
, EXx
}, PREFIX_DATA
},
5986 { "vpmovsxbw", { XM
, EXxmmq
}, PREFIX_DATA
},
5987 { "vpmovsxbd", { XM
, EXxmmqd
}, PREFIX_DATA
},
5988 { "vpmovsxbq", { XM
, EXxmmdw
}, PREFIX_DATA
},
5989 { "vpmovsxwd", { XM
, EXxmmq
}, PREFIX_DATA
},
5990 { "vpmovsxwq", { XM
, EXxmmqd
}, PREFIX_DATA
},
5991 { "vpmovsxdq", { XM
, EXxmmq
}, PREFIX_DATA
},
5995 { "vpmuldq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5996 { "vpcmpeqq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5997 { MOD_TABLE (MOD_VEX_0F382A
) },
5998 { "vpackusdw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
5999 { MOD_TABLE (MOD_VEX_0F382C
) },
6000 { MOD_TABLE (MOD_VEX_0F382D
) },
6001 { MOD_TABLE (MOD_VEX_0F382E
) },
6002 { MOD_TABLE (MOD_VEX_0F382F
) },
6004 { "vpmovzxbw", { XM
, EXxmmq
}, PREFIX_DATA
},
6005 { "vpmovzxbd", { XM
, EXxmmqd
}, PREFIX_DATA
},
6006 { "vpmovzxbq", { XM
, EXxmmdw
}, PREFIX_DATA
},
6007 { "vpmovzxwd", { XM
, EXxmmq
}, PREFIX_DATA
},
6008 { "vpmovzxwq", { XM
, EXxmmqd
}, PREFIX_DATA
},
6009 { "vpmovzxdq", { XM
, EXxmmq
}, PREFIX_DATA
},
6010 { VEX_LEN_TABLE (VEX_LEN_0F3836
) },
6011 { "vpcmpgtq", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6013 { "vpminsb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6014 { "vpminsd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6015 { "vpminuw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6016 { "vpminud", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6017 { "vpmaxsb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6018 { "vpmaxsd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6019 { "vpmaxuw", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6020 { "vpmaxud", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6022 { "vpmulld", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6023 { VEX_LEN_TABLE (VEX_LEN_0F3841
) },
6027 { "vpsrlv%DQ", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6028 { VEX_W_TABLE (VEX_W_0F3846
) },
6029 { "vpsllv%DQ", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6032 { X86_64_TABLE (X86_64_VEX_0F3849
) },
6034 { X86_64_TABLE (X86_64_VEX_0F384B
) },
6049 { VEX_W_TABLE (VEX_W_0F3858
) },
6050 { VEX_W_TABLE (VEX_W_0F3859
) },
6051 { MOD_TABLE (MOD_VEX_0F385A
) },
6053 { X86_64_TABLE (X86_64_VEX_0F385C
) },
6055 { X86_64_TABLE (X86_64_VEX_0F385E
) },
6085 { VEX_W_TABLE (VEX_W_0F3878
) },
6086 { VEX_W_TABLE (VEX_W_0F3879
) },
6107 { MOD_TABLE (MOD_VEX_0F388C
) },
6109 { MOD_TABLE (MOD_VEX_0F388E
) },
6112 { "vpgatherd%DQ", { XM
, MVexVSIBDWpX
, Vex
}, PREFIX_DATA
},
6113 { "vpgatherq%DQ", { XMGatherQ
, MVexVSIBQWpX
, VexGatherQ
}, PREFIX_DATA
},
6114 { "vgatherdp%XW", { XM
, MVexVSIBDWpX
, Vex
}, PREFIX_DATA
},
6115 { "vgatherqp%XW", { XMGatherQ
, MVexVSIBQWpX
, VexGatherQ
}, PREFIX_DATA
},
6118 { "vfmaddsub132p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6119 { "vfmsubadd132p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6121 { "vfmadd132p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6122 { "vfmadd132s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6123 { "vfmsub132p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6124 { "vfmsub132s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6125 { "vfnmadd132p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6126 { "vfnmadd132s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6127 { "vfnmsub132p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6128 { "vfnmsub132s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6136 { "vfmaddsub213p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6137 { "vfmsubadd213p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6139 { "vfmadd213p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6140 { "vfmadd213s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6141 { "vfmsub213p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6142 { "vfmsub213s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6143 { "vfnmadd213p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6144 { "vfnmadd213s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6145 { "vfnmsub213p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6146 { "vfnmsub213s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6154 { "vfmaddsub231p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6155 { "vfmsubadd231p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6157 { "vfmadd231p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6158 { "vfmadd231s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6159 { "vfmsub231p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6160 { "vfmsub231s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6161 { "vfnmadd231p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6162 { "vfnmadd231s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6163 { "vfnmsub231p%XW", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6164 { "vfnmsub231s%XW", { XMScalar
, VexScalar
, EXVexWdqScalar
}, PREFIX_DATA
},
6182 { VEX_W_TABLE (VEX_W_0F38CF
) },
6196 { VEX_LEN_TABLE (VEX_LEN_0F38DB
) },
6197 { "vaesenc", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6198 { "vaesenclast", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6199 { "vaesdec", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6200 { "vaesdeclast", { XM
, Vex
, EXx
}, PREFIX_DATA
},
6222 { VEX_LEN_TABLE (VEX_LEN_0F38F2
) },
6223 { REG_TABLE (REG_VEX_0F38F3
) },
6225 { PREFIX_TABLE (PREFIX_VEX_0F38F5
) },
6226 { PREFIX_TABLE (PREFIX_VEX_0F38F6
) },
6227 { PREFIX_TABLE (PREFIX_VEX_0F38F7
) },
6241 { VEX_LEN_TABLE (VEX_LEN_0F3A00
) },
6242 { VEX_LEN_TABLE (VEX_LEN_0F3A01
) },
6243 { VEX_W_TABLE (VEX_W_0F3A02
) },
6245 { VEX_W_TABLE (VEX_W_0F3A04
) },
6246 { VEX_W_TABLE (VEX_W_0F3A05
) },
6247 { VEX_LEN_TABLE (VEX_LEN_0F3A06
) },
6250 { "vroundps", { XM
, EXx
, Ib
}, PREFIX_DATA
},
6251 { "vroundpd", { XM
, EXx
, Ib
}, PREFIX_DATA
},
6252 { "vroundss", { XMScalar
, VexScalar
, EXxmm_md
, Ib
}, PREFIX_DATA
},
6253 { "vroundsd", { XMScalar
, VexScalar
, EXxmm_mq
, Ib
}, PREFIX_DATA
},
6254 { "vblendps", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
6255 { "vblendpd", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
6256 { "vpblendw", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
6257 { "vpalignr", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
6263 { VEX_LEN_TABLE (VEX_LEN_0F3A14
) },
6264 { VEX_LEN_TABLE (VEX_LEN_0F3A15
) },
6265 { VEX_LEN_TABLE (VEX_LEN_0F3A16
) },
6266 { VEX_LEN_TABLE (VEX_LEN_0F3A17
) },
6268 { VEX_LEN_TABLE (VEX_LEN_0F3A18
) },
6269 { VEX_LEN_TABLE (VEX_LEN_0F3A19
) },
6273 { VEX_W_TABLE (VEX_W_0F3A1D
) },
6277 { VEX_LEN_TABLE (VEX_LEN_0F3A20
) },
6278 { VEX_LEN_TABLE (VEX_LEN_0F3A21
) },
6279 { VEX_LEN_TABLE (VEX_LEN_0F3A22
) },
6295 { VEX_LEN_TABLE (VEX_LEN_0F3A30
) },
6296 { VEX_LEN_TABLE (VEX_LEN_0F3A31
) },
6297 { VEX_LEN_TABLE (VEX_LEN_0F3A32
) },
6298 { VEX_LEN_TABLE (VEX_LEN_0F3A33
) },
6304 { VEX_LEN_TABLE (VEX_LEN_0F3A38
) },
6305 { VEX_LEN_TABLE (VEX_LEN_0F3A39
) },
6313 { "vdpps", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
6314 { VEX_LEN_TABLE (VEX_LEN_0F3A41
) },
6315 { "vmpsadbw", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
6317 { "vpclmulqdq", { XM
, Vex
, EXx
, PCLMUL
}, PREFIX_DATA
},
6319 { VEX_LEN_TABLE (VEX_LEN_0F3A46
) },
6322 { "vpermil2ps", { XM
, Vex
, EXx
, XMVexI4
, VexI4
}, PREFIX_DATA
},
6323 { "vpermil2pd", { XM
, Vex
, EXx
, XMVexI4
, VexI4
}, PREFIX_DATA
},
6324 { VEX_W_TABLE (VEX_W_0F3A4A
) },
6325 { VEX_W_TABLE (VEX_W_0F3A4B
) },
6326 { VEX_W_TABLE (VEX_W_0F3A4C
) },
6344 { "vfmaddsubps", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6345 { "vfmaddsubpd", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6346 { "vfmsubaddps", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6347 { "vfmsubaddpd", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6349 { VEX_LEN_TABLE (VEX_LEN_0F3A60
) },
6350 { VEX_LEN_TABLE (VEX_LEN_0F3A61
) },
6351 { VEX_LEN_TABLE (VEX_LEN_0F3A62
) },
6352 { VEX_LEN_TABLE (VEX_LEN_0F3A63
) },
6358 { "vfmaddps", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6359 { "vfmaddpd", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6360 { "vfmaddss", { XMScalar
, VexScalar
, EXxmm_md
, XMVexScalarI4
}, PREFIX_DATA
},
6361 { "vfmaddsd", { XMScalar
, VexScalar
, EXxmm_mq
, XMVexScalarI4
}, PREFIX_DATA
},
6362 { "vfmsubps", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6363 { "vfmsubpd", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6364 { "vfmsubss", { XMScalar
, VexScalar
, EXxmm_md
, XMVexScalarI4
}, PREFIX_DATA
},
6365 { "vfmsubsd", { XMScalar
, VexScalar
, EXxmm_mq
, XMVexScalarI4
}, PREFIX_DATA
},
6376 { "vfnmaddps", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6377 { "vfnmaddpd", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6378 { "vfnmaddss", { XMScalar
, VexScalar
, EXxmm_md
, XMVexScalarI4
}, PREFIX_DATA
},
6379 { "vfnmaddsd", { XMScalar
, VexScalar
, EXxmm_mq
, XMVexScalarI4
}, PREFIX_DATA
},
6380 { "vfnmsubps", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6381 { "vfnmsubpd", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
6382 { "vfnmsubss", { XMScalar
, VexScalar
, EXxmm_md
, XMVexScalarI4
}, PREFIX_DATA
},
6383 { "vfnmsubsd", { XMScalar
, VexScalar
, EXxmm_mq
, XMVexScalarI4
}, PREFIX_DATA
},
6472 { VEX_W_TABLE (VEX_W_0F3ACE
) },
6473 { VEX_W_TABLE (VEX_W_0F3ACF
) },
6491 { VEX_LEN_TABLE (VEX_LEN_0F3ADF
) },
6511 { PREFIX_TABLE (PREFIX_VEX_0F3AF0
) },
6531 #include "i386-dis-evex.h"
6533 static const struct dis386 vex_len_table
[][2] = {
6534 /* VEX_LEN_0F12_P_0_M_0 / VEX_LEN_0F12_P_2_M_0 */
6536 { "vmovlpX", { XM
, Vex
, EXq
}, 0 },
6539 /* VEX_LEN_0F12_P_0_M_1 */
6541 { "vmovhlps", { XM
, Vex
, EXq
}, 0 },
6544 /* VEX_LEN_0F13_M_0 */
6546 { "vmovlpX", { EXq
, XM
}, PREFIX_OPCODE
},
6549 /* VEX_LEN_0F16_P_0_M_0 / VEX_LEN_0F16_P_2_M_0 */
6551 { "vmovhpX", { XM
, Vex
, EXq
}, 0 },
6554 /* VEX_LEN_0F16_P_0_M_1 */
6556 { "vmovlhps", { XM
, Vex
, EXq
}, 0 },
6559 /* VEX_LEN_0F17_M_0 */
6561 { "vmovhpX", { EXq
, XM
}, PREFIX_OPCODE
},
6564 /* VEX_LEN_0F41_P_0 */
6567 { VEX_W_TABLE (VEX_W_0F41_P_0_LEN_1
) },
6569 /* VEX_LEN_0F41_P_2 */
6572 { VEX_W_TABLE (VEX_W_0F41_P_2_LEN_1
) },
6574 /* VEX_LEN_0F42_P_0 */
6577 { VEX_W_TABLE (VEX_W_0F42_P_0_LEN_1
) },
6579 /* VEX_LEN_0F42_P_2 */
6582 { VEX_W_TABLE (VEX_W_0F42_P_2_LEN_1
) },
6584 /* VEX_LEN_0F44_P_0 */
6586 { VEX_W_TABLE (VEX_W_0F44_P_0_LEN_0
) },
6588 /* VEX_LEN_0F44_P_2 */
6590 { VEX_W_TABLE (VEX_W_0F44_P_2_LEN_0
) },
6592 /* VEX_LEN_0F45_P_0 */
6595 { VEX_W_TABLE (VEX_W_0F45_P_0_LEN_1
) },
6597 /* VEX_LEN_0F45_P_2 */
6600 { VEX_W_TABLE (VEX_W_0F45_P_2_LEN_1
) },
6602 /* VEX_LEN_0F46_P_0 */
6605 { VEX_W_TABLE (VEX_W_0F46_P_0_LEN_1
) },
6607 /* VEX_LEN_0F46_P_2 */
6610 { VEX_W_TABLE (VEX_W_0F46_P_2_LEN_1
) },
6612 /* VEX_LEN_0F47_P_0 */
6615 { VEX_W_TABLE (VEX_W_0F47_P_0_LEN_1
) },
6617 /* VEX_LEN_0F47_P_2 */
6620 { VEX_W_TABLE (VEX_W_0F47_P_2_LEN_1
) },
6622 /* VEX_LEN_0F4A_P_0 */
6625 { VEX_W_TABLE (VEX_W_0F4A_P_0_LEN_1
) },
6627 /* VEX_LEN_0F4A_P_2 */
6630 { VEX_W_TABLE (VEX_W_0F4A_P_2_LEN_1
) },
6632 /* VEX_LEN_0F4B_P_0 */
6635 { VEX_W_TABLE (VEX_W_0F4B_P_0_LEN_1
) },
6637 /* VEX_LEN_0F4B_P_2 */
6640 { VEX_W_TABLE (VEX_W_0F4B_P_2_LEN_1
) },
6645 { "vmovK", { XMScalar
, Edq
}, PREFIX_DATA
},
6650 { "vzeroupper", { XX
}, 0 },
6651 { "vzeroall", { XX
}, 0 },
6654 /* VEX_LEN_0F7E_P_1 */
6656 { "vmovq", { XMScalar
, EXxmm_mq
}, 0 },
6659 /* VEX_LEN_0F7E_P_2 */
6661 { "vmovK", { Edq
, XMScalar
}, 0 },
6664 /* VEX_LEN_0F90_P_0 */
6666 { VEX_W_TABLE (VEX_W_0F90_P_0_LEN_0
) },
6669 /* VEX_LEN_0F90_P_2 */
6671 { VEX_W_TABLE (VEX_W_0F90_P_2_LEN_0
) },
6674 /* VEX_LEN_0F91_P_0 */
6676 { VEX_W_TABLE (VEX_W_0F91_P_0_LEN_0
) },
6679 /* VEX_LEN_0F91_P_2 */
6681 { VEX_W_TABLE (VEX_W_0F91_P_2_LEN_0
) },
6684 /* VEX_LEN_0F92_P_0 */
6686 { VEX_W_TABLE (VEX_W_0F92_P_0_LEN_0
) },
6689 /* VEX_LEN_0F92_P_2 */
6691 { VEX_W_TABLE (VEX_W_0F92_P_2_LEN_0
) },
6694 /* VEX_LEN_0F92_P_3 */
6696 { MOD_TABLE (MOD_VEX_0F92_P_3_LEN_0
) },
6699 /* VEX_LEN_0F93_P_0 */
6701 { VEX_W_TABLE (VEX_W_0F93_P_0_LEN_0
) },
6704 /* VEX_LEN_0F93_P_2 */
6706 { VEX_W_TABLE (VEX_W_0F93_P_2_LEN_0
) },
6709 /* VEX_LEN_0F93_P_3 */
6711 { MOD_TABLE (MOD_VEX_0F93_P_3_LEN_0
) },
6714 /* VEX_LEN_0F98_P_0 */
6716 { VEX_W_TABLE (VEX_W_0F98_P_0_LEN_0
) },
6719 /* VEX_LEN_0F98_P_2 */
6721 { VEX_W_TABLE (VEX_W_0F98_P_2_LEN_0
) },
6724 /* VEX_LEN_0F99_P_0 */
6726 { VEX_W_TABLE (VEX_W_0F99_P_0_LEN_0
) },
6729 /* VEX_LEN_0F99_P_2 */
6731 { VEX_W_TABLE (VEX_W_0F99_P_2_LEN_0
) },
6734 /* VEX_LEN_0FAE_R_2_M_0 */
6736 { "vldmxcsr", { Md
}, 0 },
6739 /* VEX_LEN_0FAE_R_3_M_0 */
6741 { "vstmxcsr", { Md
}, 0 },
6746 { "vpinsrw", { XM
, Vex
, Edqw
, Ib
}, PREFIX_DATA
},
6751 { "vpextrw", { Gdq
, XS
, Ib
}, PREFIX_DATA
},
6756 { "vmovq", { EXqS
, XMScalar
}, PREFIX_DATA
},
6761 { "vmaskmovdqu", { XM
, XS
}, PREFIX_DATA
},
6764 /* VEX_LEN_0F3816 */
6767 { VEX_W_TABLE (VEX_W_0F3816_L_1
) },
6770 /* VEX_LEN_0F3819 */
6773 { VEX_W_TABLE (VEX_W_0F3819_L_1
) },
6776 /* VEX_LEN_0F381A_M_0 */
6779 { VEX_W_TABLE (VEX_W_0F381A_M_0_L_1
) },
6782 /* VEX_LEN_0F3836 */
6785 { VEX_W_TABLE (VEX_W_0F3836
) },
6788 /* VEX_LEN_0F3841 */
6790 { "vphminposuw", { XM
, EXx
}, PREFIX_DATA
},
6793 /* VEX_LEN_0F3849_X86_64_P_0_W_0_M_0 */
6795 { "ldtilecfg", { M
}, 0 },
6798 /* VEX_LEN_0F3849_X86_64_P_0_W_0_M_1_REG_0_RM_0 */
6800 { "tilerelease", { Skip_MODRM
}, 0 },
6803 /* VEX_LEN_0F3849_X86_64_P_2_W_0_M_0 */
6805 { "sttilecfg", { M
}, 0 },
6808 /* VEX_LEN_0F3849_X86_64_P_3_W_0_M_0 */
6810 { "tilezero", { TMM
, Skip_MODRM
}, 0 },
6813 /* VEX_LEN_0F384B_X86_64_P_1_W_0_M_0 */
6815 { "tilestored", { MVexSIBMEM
, TMM
}, 0 },
6817 /* VEX_LEN_0F384B_X86_64_P_2_W_0_M_0 */
6819 { "tileloaddt1", { TMM
, MVexSIBMEM
}, 0 },
6822 /* VEX_LEN_0F384B_X86_64_P_3_W_0_M_0 */
6824 { "tileloadd", { TMM
, MVexSIBMEM
}, 0 },
6827 /* VEX_LEN_0F385A_M_0 */
6830 { VEX_W_TABLE (VEX_W_0F385A_M_0_L_0
) },
6833 /* VEX_LEN_0F385C_X86_64_P_1_W_0_M_0 */
6835 { "tdpbf16ps", { TMM
, EXtmm
, VexTmm
}, 0 },
6838 /* VEX_LEN_0F385E_X86_64_P_0_W_0_M_0 */
6840 { "tdpbuud", {TMM
, EXtmm
, VexTmm
}, 0 },
6843 /* VEX_LEN_0F385E_X86_64_P_1_W_0_M_0 */
6845 { "tdpbsud", {TMM
, EXtmm
, VexTmm
}, 0 },
6848 /* VEX_LEN_0F385E_X86_64_P_2_W_0_M_0 */
6850 { "tdpbusd", {TMM
, EXtmm
, VexTmm
}, 0 },
6853 /* VEX_LEN_0F385E_X86_64_P_3_W_0_M_0 */
6855 { "tdpbssd", {TMM
, EXtmm
, VexTmm
}, 0 },
6858 /* VEX_LEN_0F38DB */
6860 { "vaesimc", { XM
, EXx
}, PREFIX_DATA
},
6863 /* VEX_LEN_0F38F2 */
6865 { "andnS", { Gdq
, VexGdq
, Edq
}, PREFIX_OPCODE
},
6868 /* VEX_LEN_0F38F3_R_1 */
6870 { "blsrS", { VexGdq
, Edq
}, PREFIX_OPCODE
},
6873 /* VEX_LEN_0F38F3_R_2 */
6875 { "blsmskS", { VexGdq
, Edq
}, PREFIX_OPCODE
},
6878 /* VEX_LEN_0F38F3_R_3 */
6880 { "blsiS", { VexGdq
, Edq
}, PREFIX_OPCODE
},
6883 /* VEX_LEN_0F38F5_P_0 */
6885 { "bzhiS", { Gdq
, Edq
, VexGdq
}, 0 },
6888 /* VEX_LEN_0F38F5_P_1 */
6890 { "pextS", { Gdq
, VexGdq
, Edq
}, 0 },
6893 /* VEX_LEN_0F38F5_P_3 */
6895 { "pdepS", { Gdq
, VexGdq
, Edq
}, 0 },
6898 /* VEX_LEN_0F38F6_P_3 */
6900 { "mulxS", { Gdq
, VexGdq
, Edq
}, 0 },
6903 /* VEX_LEN_0F38F7_P_0 */
6905 { "bextrS", { Gdq
, Edq
, VexGdq
}, 0 },
6908 /* VEX_LEN_0F38F7_P_1 */
6910 { "sarxS", { Gdq
, Edq
, VexGdq
}, 0 },
6913 /* VEX_LEN_0F38F7_P_2 */
6915 { "shlxS", { Gdq
, Edq
, VexGdq
}, 0 },
6918 /* VEX_LEN_0F38F7_P_3 */
6920 { "shrxS", { Gdq
, Edq
, VexGdq
}, 0 },
6923 /* VEX_LEN_0F3A00 */
6926 { VEX_W_TABLE (VEX_W_0F3A00_L_1
) },
6929 /* VEX_LEN_0F3A01 */
6932 { VEX_W_TABLE (VEX_W_0F3A01_L_1
) },
6935 /* VEX_LEN_0F3A06 */
6938 { VEX_W_TABLE (VEX_W_0F3A06_L_1
) },
6941 /* VEX_LEN_0F3A14 */
6943 { "vpextrb", { Edqb
, XM
, Ib
}, PREFIX_DATA
},
6946 /* VEX_LEN_0F3A15 */
6948 { "vpextrw", { Edqw
, XM
, Ib
}, PREFIX_DATA
},
6951 /* VEX_LEN_0F3A16 */
6953 { "vpextrK", { Edq
, XM
, Ib
}, PREFIX_DATA
},
6956 /* VEX_LEN_0F3A17 */
6958 { "vextractps", { Edqd
, XM
, Ib
}, PREFIX_DATA
},
6961 /* VEX_LEN_0F3A18 */
6964 { VEX_W_TABLE (VEX_W_0F3A18_L_1
) },
6967 /* VEX_LEN_0F3A19 */
6970 { VEX_W_TABLE (VEX_W_0F3A19_L_1
) },
6973 /* VEX_LEN_0F3A20 */
6975 { "vpinsrb", { XM
, Vex
, Edqb
, Ib
}, PREFIX_DATA
},
6978 /* VEX_LEN_0F3A21 */
6980 { "vinsertps", { XM
, Vex
, EXd
, Ib
}, PREFIX_DATA
},
6983 /* VEX_LEN_0F3A22 */
6985 { "vpinsrK", { XM
, Vex
, Edq
, Ib
}, PREFIX_DATA
},
6988 /* VEX_LEN_0F3A30 */
6990 { MOD_TABLE (MOD_VEX_0F3A30_L_0
) },
6993 /* VEX_LEN_0F3A31 */
6995 { MOD_TABLE (MOD_VEX_0F3A31_L_0
) },
6998 /* VEX_LEN_0F3A32 */
7000 { MOD_TABLE (MOD_VEX_0F3A32_L_0
) },
7003 /* VEX_LEN_0F3A33 */
7005 { MOD_TABLE (MOD_VEX_0F3A33_L_0
) },
7008 /* VEX_LEN_0F3A38 */
7011 { VEX_W_TABLE (VEX_W_0F3A38_L_1
) },
7014 /* VEX_LEN_0F3A39 */
7017 { VEX_W_TABLE (VEX_W_0F3A39_L_1
) },
7020 /* VEX_LEN_0F3A41 */
7022 { "vdppd", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
7025 /* VEX_LEN_0F3A46 */
7028 { VEX_W_TABLE (VEX_W_0F3A46_L_1
) },
7031 /* VEX_LEN_0F3A60 */
7033 { "vpcmpestrm!%LQ", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7036 /* VEX_LEN_0F3A61 */
7038 { "vpcmpestri!%LQ", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7041 /* VEX_LEN_0F3A62 */
7043 { "vpcmpistrm", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7046 /* VEX_LEN_0F3A63 */
7048 { "vpcmpistri", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7051 /* VEX_LEN_0F3ADF */
7053 { "vaeskeygenassist", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7056 /* VEX_LEN_0F3AF0_P_3 */
7058 { "rorxS", { Gdq
, Edq
, Ib
}, 0 },
7061 /* VEX_LEN_0FXOP_08_85 */
7063 { VEX_W_TABLE (VEX_W_0FXOP_08_85_L_0
) },
7066 /* VEX_LEN_0FXOP_08_86 */
7068 { VEX_W_TABLE (VEX_W_0FXOP_08_86_L_0
) },
7071 /* VEX_LEN_0FXOP_08_87 */
7073 { VEX_W_TABLE (VEX_W_0FXOP_08_87_L_0
) },
7076 /* VEX_LEN_0FXOP_08_8E */
7078 { VEX_W_TABLE (VEX_W_0FXOP_08_8E_L_0
) },
7081 /* VEX_LEN_0FXOP_08_8F */
7083 { VEX_W_TABLE (VEX_W_0FXOP_08_8F_L_0
) },
7086 /* VEX_LEN_0FXOP_08_95 */
7088 { VEX_W_TABLE (VEX_W_0FXOP_08_95_L_0
) },
7091 /* VEX_LEN_0FXOP_08_96 */
7093 { VEX_W_TABLE (VEX_W_0FXOP_08_96_L_0
) },
7096 /* VEX_LEN_0FXOP_08_97 */
7098 { VEX_W_TABLE (VEX_W_0FXOP_08_97_L_0
) },
7101 /* VEX_LEN_0FXOP_08_9E */
7103 { VEX_W_TABLE (VEX_W_0FXOP_08_9E_L_0
) },
7106 /* VEX_LEN_0FXOP_08_9F */
7108 { VEX_W_TABLE (VEX_W_0FXOP_08_9F_L_0
) },
7111 /* VEX_LEN_0FXOP_08_A3 */
7113 { "vpperm", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7116 /* VEX_LEN_0FXOP_08_A6 */
7118 { VEX_W_TABLE (VEX_W_0FXOP_08_A6_L_0
) },
7121 /* VEX_LEN_0FXOP_08_B6 */
7123 { VEX_W_TABLE (VEX_W_0FXOP_08_B6_L_0
) },
7126 /* VEX_LEN_0FXOP_08_C0 */
7128 { VEX_W_TABLE (VEX_W_0FXOP_08_C0_L_0
) },
7131 /* VEX_LEN_0FXOP_08_C1 */
7133 { VEX_W_TABLE (VEX_W_0FXOP_08_C1_L_0
) },
7136 /* VEX_LEN_0FXOP_08_C2 */
7138 { VEX_W_TABLE (VEX_W_0FXOP_08_C2_L_0
) },
7141 /* VEX_LEN_0FXOP_08_C3 */
7143 { VEX_W_TABLE (VEX_W_0FXOP_08_C3_L_0
) },
7146 /* VEX_LEN_0FXOP_08_CC */
7148 { VEX_W_TABLE (VEX_W_0FXOP_08_CC_L_0
) },
7151 /* VEX_LEN_0FXOP_08_CD */
7153 { VEX_W_TABLE (VEX_W_0FXOP_08_CD_L_0
) },
7156 /* VEX_LEN_0FXOP_08_CE */
7158 { VEX_W_TABLE (VEX_W_0FXOP_08_CE_L_0
) },
7161 /* VEX_LEN_0FXOP_08_CF */
7163 { VEX_W_TABLE (VEX_W_0FXOP_08_CF_L_0
) },
7166 /* VEX_LEN_0FXOP_08_EC */
7168 { VEX_W_TABLE (VEX_W_0FXOP_08_EC_L_0
) },
7171 /* VEX_LEN_0FXOP_08_ED */
7173 { VEX_W_TABLE (VEX_W_0FXOP_08_ED_L_0
) },
7176 /* VEX_LEN_0FXOP_08_EE */
7178 { VEX_W_TABLE (VEX_W_0FXOP_08_EE_L_0
) },
7181 /* VEX_LEN_0FXOP_08_EF */
7183 { VEX_W_TABLE (VEX_W_0FXOP_08_EF_L_0
) },
7186 /* VEX_LEN_0FXOP_09_01 */
7188 { REG_TABLE (REG_0FXOP_09_01_L_0
) },
7191 /* VEX_LEN_0FXOP_09_02 */
7193 { REG_TABLE (REG_0FXOP_09_02_L_0
) },
7196 /* VEX_LEN_0FXOP_09_12_M_1 */
7198 { REG_TABLE (REG_0FXOP_09_12_M_1_L_0
) },
7201 /* VEX_LEN_0FXOP_09_82_W_0 */
7203 { "vfrczss", { XM
, EXd
}, 0 },
7206 /* VEX_LEN_0FXOP_09_83_W_0 */
7208 { "vfrczsd", { XM
, EXq
}, 0 },
7211 /* VEX_LEN_0FXOP_09_90 */
7213 { "vprotb", { XM
, EXx
, VexW
}, 0 },
7216 /* VEX_LEN_0FXOP_09_91 */
7218 { "vprotw", { XM
, EXx
, VexW
}, 0 },
7221 /* VEX_LEN_0FXOP_09_92 */
7223 { "vprotd", { XM
, EXx
, VexW
}, 0 },
7226 /* VEX_LEN_0FXOP_09_93 */
7228 { "vprotq", { XM
, EXx
, VexW
}, 0 },
7231 /* VEX_LEN_0FXOP_09_94 */
7233 { "vpshlb", { XM
, EXx
, VexW
}, 0 },
7236 /* VEX_LEN_0FXOP_09_95 */
7238 { "vpshlw", { XM
, EXx
, VexW
}, 0 },
7241 /* VEX_LEN_0FXOP_09_96 */
7243 { "vpshld", { XM
, EXx
, VexW
}, 0 },
7246 /* VEX_LEN_0FXOP_09_97 */
7248 { "vpshlq", { XM
, EXx
, VexW
}, 0 },
7251 /* VEX_LEN_0FXOP_09_98 */
7253 { "vpshab", { XM
, EXx
, VexW
}, 0 },
7256 /* VEX_LEN_0FXOP_09_99 */
7258 { "vpshaw", { XM
, EXx
, VexW
}, 0 },
7261 /* VEX_LEN_0FXOP_09_9A */
7263 { "vpshad", { XM
, EXx
, VexW
}, 0 },
7266 /* VEX_LEN_0FXOP_09_9B */
7268 { "vpshaq", { XM
, EXx
, VexW
}, 0 },
7271 /* VEX_LEN_0FXOP_09_C1 */
7273 { VEX_W_TABLE (VEX_W_0FXOP_09_C1_L_0
) },
7276 /* VEX_LEN_0FXOP_09_C2 */
7278 { VEX_W_TABLE (VEX_W_0FXOP_09_C2_L_0
) },
7281 /* VEX_LEN_0FXOP_09_C3 */
7283 { VEX_W_TABLE (VEX_W_0FXOP_09_C3_L_0
) },
7286 /* VEX_LEN_0FXOP_09_C6 */
7288 { VEX_W_TABLE (VEX_W_0FXOP_09_C6_L_0
) },
7291 /* VEX_LEN_0FXOP_09_C7 */
7293 { VEX_W_TABLE (VEX_W_0FXOP_09_C7_L_0
) },
7296 /* VEX_LEN_0FXOP_09_CB */
7298 { VEX_W_TABLE (VEX_W_0FXOP_09_CB_L_0
) },
7301 /* VEX_LEN_0FXOP_09_D1 */
7303 { VEX_W_TABLE (VEX_W_0FXOP_09_D1_L_0
) },
7306 /* VEX_LEN_0FXOP_09_D2 */
7308 { VEX_W_TABLE (VEX_W_0FXOP_09_D2_L_0
) },
7311 /* VEX_LEN_0FXOP_09_D3 */
7313 { VEX_W_TABLE (VEX_W_0FXOP_09_D3_L_0
) },
7316 /* VEX_LEN_0FXOP_09_D6 */
7318 { VEX_W_TABLE (VEX_W_0FXOP_09_D6_L_0
) },
7321 /* VEX_LEN_0FXOP_09_D7 */
7323 { VEX_W_TABLE (VEX_W_0FXOP_09_D7_L_0
) },
7326 /* VEX_LEN_0FXOP_09_DB */
7328 { VEX_W_TABLE (VEX_W_0FXOP_09_DB_L_0
) },
7331 /* VEX_LEN_0FXOP_09_E1 */
7333 { VEX_W_TABLE (VEX_W_0FXOP_09_E1_L_0
) },
7336 /* VEX_LEN_0FXOP_09_E2 */
7338 { VEX_W_TABLE (VEX_W_0FXOP_09_E2_L_0
) },
7341 /* VEX_LEN_0FXOP_09_E3 */
7343 { VEX_W_TABLE (VEX_W_0FXOP_09_E3_L_0
) },
7346 /* VEX_LEN_0FXOP_0A_12 */
7348 { REG_TABLE (REG_0FXOP_0A_12_L_0
) },
7352 #include "i386-dis-evex-len.h"
7354 static const struct dis386 vex_w_table
[][2] = {
7356 /* VEX_W_0F41_P_0_LEN_1 */
7357 { MOD_TABLE (MOD_VEX_W_0_0F41_P_0_LEN_1
) },
7358 { MOD_TABLE (MOD_VEX_W_1_0F41_P_0_LEN_1
) },
7361 /* VEX_W_0F41_P_2_LEN_1 */
7362 { MOD_TABLE (MOD_VEX_W_0_0F41_P_2_LEN_1
) },
7363 { MOD_TABLE (MOD_VEX_W_1_0F41_P_2_LEN_1
) }
7366 /* VEX_W_0F42_P_0_LEN_1 */
7367 { MOD_TABLE (MOD_VEX_W_0_0F42_P_0_LEN_1
) },
7368 { MOD_TABLE (MOD_VEX_W_1_0F42_P_0_LEN_1
) },
7371 /* VEX_W_0F42_P_2_LEN_1 */
7372 { MOD_TABLE (MOD_VEX_W_0_0F42_P_2_LEN_1
) },
7373 { MOD_TABLE (MOD_VEX_W_1_0F42_P_2_LEN_1
) },
7376 /* VEX_W_0F44_P_0_LEN_0 */
7377 { MOD_TABLE (MOD_VEX_W_0_0F44_P_0_LEN_1
) },
7378 { MOD_TABLE (MOD_VEX_W_1_0F44_P_0_LEN_1
) },
7381 /* VEX_W_0F44_P_2_LEN_0 */
7382 { MOD_TABLE (MOD_VEX_W_0_0F44_P_2_LEN_1
) },
7383 { MOD_TABLE (MOD_VEX_W_1_0F44_P_2_LEN_1
) },
7386 /* VEX_W_0F45_P_0_LEN_1 */
7387 { MOD_TABLE (MOD_VEX_W_0_0F45_P_0_LEN_1
) },
7388 { MOD_TABLE (MOD_VEX_W_1_0F45_P_0_LEN_1
) },
7391 /* VEX_W_0F45_P_2_LEN_1 */
7392 { MOD_TABLE (MOD_VEX_W_0_0F45_P_2_LEN_1
) },
7393 { MOD_TABLE (MOD_VEX_W_1_0F45_P_2_LEN_1
) },
7396 /* VEX_W_0F46_P_0_LEN_1 */
7397 { MOD_TABLE (MOD_VEX_W_0_0F46_P_0_LEN_1
) },
7398 { MOD_TABLE (MOD_VEX_W_1_0F46_P_0_LEN_1
) },
7401 /* VEX_W_0F46_P_2_LEN_1 */
7402 { MOD_TABLE (MOD_VEX_W_0_0F46_P_2_LEN_1
) },
7403 { MOD_TABLE (MOD_VEX_W_1_0F46_P_2_LEN_1
) },
7406 /* VEX_W_0F47_P_0_LEN_1 */
7407 { MOD_TABLE (MOD_VEX_W_0_0F47_P_0_LEN_1
) },
7408 { MOD_TABLE (MOD_VEX_W_1_0F47_P_0_LEN_1
) },
7411 /* VEX_W_0F47_P_2_LEN_1 */
7412 { MOD_TABLE (MOD_VEX_W_0_0F47_P_2_LEN_1
) },
7413 { MOD_TABLE (MOD_VEX_W_1_0F47_P_2_LEN_1
) },
7416 /* VEX_W_0F4A_P_0_LEN_1 */
7417 { MOD_TABLE (MOD_VEX_W_0_0F4A_P_0_LEN_1
) },
7418 { MOD_TABLE (MOD_VEX_W_1_0F4A_P_0_LEN_1
) },
7421 /* VEX_W_0F4A_P_2_LEN_1 */
7422 { MOD_TABLE (MOD_VEX_W_0_0F4A_P_2_LEN_1
) },
7423 { MOD_TABLE (MOD_VEX_W_1_0F4A_P_2_LEN_1
) },
7426 /* VEX_W_0F4B_P_0_LEN_1 */
7427 { MOD_TABLE (MOD_VEX_W_0_0F4B_P_0_LEN_1
) },
7428 { MOD_TABLE (MOD_VEX_W_1_0F4B_P_0_LEN_1
) },
7431 /* VEX_W_0F4B_P_2_LEN_1 */
7432 { MOD_TABLE (MOD_VEX_W_0_0F4B_P_2_LEN_1
) },
7435 /* VEX_W_0F90_P_0_LEN_0 */
7436 { "kmovw", { MaskG
, MaskE
}, 0 },
7437 { "kmovq", { MaskG
, MaskE
}, 0 },
7440 /* VEX_W_0F90_P_2_LEN_0 */
7441 { "kmovb", { MaskG
, MaskBDE
}, 0 },
7442 { "kmovd", { MaskG
, MaskBDE
}, 0 },
7445 /* VEX_W_0F91_P_0_LEN_0 */
7446 { MOD_TABLE (MOD_VEX_W_0_0F91_P_0_LEN_0
) },
7447 { MOD_TABLE (MOD_VEX_W_1_0F91_P_0_LEN_0
) },
7450 /* VEX_W_0F91_P_2_LEN_0 */
7451 { MOD_TABLE (MOD_VEX_W_0_0F91_P_2_LEN_0
) },
7452 { MOD_TABLE (MOD_VEX_W_1_0F91_P_2_LEN_0
) },
7455 /* VEX_W_0F92_P_0_LEN_0 */
7456 { MOD_TABLE (MOD_VEX_W_0_0F92_P_0_LEN_0
) },
7459 /* VEX_W_0F92_P_2_LEN_0 */
7460 { MOD_TABLE (MOD_VEX_W_0_0F92_P_2_LEN_0
) },
7463 /* VEX_W_0F93_P_0_LEN_0 */
7464 { MOD_TABLE (MOD_VEX_W_0_0F93_P_0_LEN_0
) },
7467 /* VEX_W_0F93_P_2_LEN_0 */
7468 { MOD_TABLE (MOD_VEX_W_0_0F93_P_2_LEN_0
) },
7471 /* VEX_W_0F98_P_0_LEN_0 */
7472 { MOD_TABLE (MOD_VEX_W_0_0F98_P_0_LEN_0
) },
7473 { MOD_TABLE (MOD_VEX_W_1_0F98_P_0_LEN_0
) },
7476 /* VEX_W_0F98_P_2_LEN_0 */
7477 { MOD_TABLE (MOD_VEX_W_0_0F98_P_2_LEN_0
) },
7478 { MOD_TABLE (MOD_VEX_W_1_0F98_P_2_LEN_0
) },
7481 /* VEX_W_0F99_P_0_LEN_0 */
7482 { MOD_TABLE (MOD_VEX_W_0_0F99_P_0_LEN_0
) },
7483 { MOD_TABLE (MOD_VEX_W_1_0F99_P_0_LEN_0
) },
7486 /* VEX_W_0F99_P_2_LEN_0 */
7487 { MOD_TABLE (MOD_VEX_W_0_0F99_P_2_LEN_0
) },
7488 { MOD_TABLE (MOD_VEX_W_1_0F99_P_2_LEN_0
) },
7492 { "vpermilps", { XM
, Vex
, EXx
}, PREFIX_DATA
},
7496 { "vpermilpd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
7500 { "vtestps", { XM
, EXx
}, PREFIX_DATA
},
7504 { "vtestpd", { XM
, EXx
}, PREFIX_DATA
},
7508 { "vcvtph2ps", { XM
, EXxmmq
}, PREFIX_DATA
},
7511 /* VEX_W_0F3816_L_1 */
7512 { "vpermps", { XM
, Vex
, EXx
}, PREFIX_DATA
},
7516 { "vbroadcastss", { XM
, EXxmm_md
}, PREFIX_DATA
},
7519 /* VEX_W_0F3819_L_1 */
7520 { "vbroadcastsd", { XM
, EXxmm_mq
}, PREFIX_DATA
},
7523 /* VEX_W_0F381A_M_0_L_1 */
7524 { "vbroadcastf128", { XM
, Mxmm
}, PREFIX_DATA
},
7527 /* VEX_W_0F382C_M_0 */
7528 { "vmaskmovps", { XM
, Vex
, Mx
}, PREFIX_DATA
},
7531 /* VEX_W_0F382D_M_0 */
7532 { "vmaskmovpd", { XM
, Vex
, Mx
}, PREFIX_DATA
},
7535 /* VEX_W_0F382E_M_0 */
7536 { "vmaskmovps", { Mx
, Vex
, XM
}, PREFIX_DATA
},
7539 /* VEX_W_0F382F_M_0 */
7540 { "vmaskmovpd", { Mx
, Vex
, XM
}, PREFIX_DATA
},
7544 { "vpermd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
7548 { "vpsravd", { XM
, Vex
, EXx
}, PREFIX_DATA
},
7551 /* VEX_W_0F3849_X86_64_P_0 */
7552 { MOD_TABLE (MOD_VEX_0F3849_X86_64_P_0_W_0
) },
7555 /* VEX_W_0F3849_X86_64_P_2 */
7556 { MOD_TABLE (MOD_VEX_0F3849_X86_64_P_2_W_0
) },
7559 /* VEX_W_0F3849_X86_64_P_3 */
7560 { MOD_TABLE (MOD_VEX_0F3849_X86_64_P_3_W_0
) },
7563 /* VEX_W_0F384B_X86_64_P_1 */
7564 { MOD_TABLE (MOD_VEX_0F384B_X86_64_P_1_W_0
) },
7567 /* VEX_W_0F384B_X86_64_P_2 */
7568 { MOD_TABLE (MOD_VEX_0F384B_X86_64_P_2_W_0
) },
7571 /* VEX_W_0F384B_X86_64_P_3 */
7572 { MOD_TABLE (MOD_VEX_0F384B_X86_64_P_3_W_0
) },
7576 { "vpbroadcastd", { XM
, EXxmm_md
}, PREFIX_DATA
},
7580 { "vpbroadcastq", { XM
, EXxmm_mq
}, PREFIX_DATA
},
7583 /* VEX_W_0F385A_M_0_L_0 */
7584 { "vbroadcasti128", { XM
, Mxmm
}, PREFIX_DATA
},
7587 /* VEX_W_0F385C_X86_64_P_1 */
7588 { MOD_TABLE (MOD_VEX_0F385C_X86_64_P_1_W_0
) },
7591 /* VEX_W_0F385E_X86_64_P_0 */
7592 { MOD_TABLE (MOD_VEX_0F385E_X86_64_P_0_W_0
) },
7595 /* VEX_W_0F385E_X86_64_P_1 */
7596 { MOD_TABLE (MOD_VEX_0F385E_X86_64_P_1_W_0
) },
7599 /* VEX_W_0F385E_X86_64_P_2 */
7600 { MOD_TABLE (MOD_VEX_0F385E_X86_64_P_2_W_0
) },
7603 /* VEX_W_0F385E_X86_64_P_3 */
7604 { MOD_TABLE (MOD_VEX_0F385E_X86_64_P_3_W_0
) },
7608 { "vpbroadcastb", { XM
, EXxmm_mb
}, PREFIX_DATA
},
7612 { "vpbroadcastw", { XM
, EXxmm_mw
}, PREFIX_DATA
},
7616 { "vgf2p8mulb", { XM
, Vex
, EXx
}, PREFIX_DATA
},
7619 /* VEX_W_0F3A00_L_1 */
7621 { "vpermq", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7624 /* VEX_W_0F3A01_L_1 */
7626 { "vpermpd", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7630 { "vpblendd", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
7634 { "vpermilps", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7638 { "vpermilpd", { XM
, EXx
, Ib
}, PREFIX_DATA
},
7641 /* VEX_W_0F3A06_L_1 */
7642 { "vperm2f128", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
7645 /* VEX_W_0F3A18_L_1 */
7646 { "vinsertf128", { XM
, Vex
, EXxmm
, Ib
}, PREFIX_DATA
},
7649 /* VEX_W_0F3A19_L_1 */
7650 { "vextractf128", { EXxmm
, XM
, Ib
}, PREFIX_DATA
},
7654 { "vcvtps2ph", { EXxmmq
, XM
, EXxEVexS
, Ib
}, PREFIX_DATA
},
7657 /* VEX_W_0F3A38_L_1 */
7658 { "vinserti128", { XM
, Vex
, EXxmm
, Ib
}, PREFIX_DATA
},
7661 /* VEX_W_0F3A39_L_1 */
7662 { "vextracti128", { EXxmm
, XM
, Ib
}, PREFIX_DATA
},
7665 /* VEX_W_0F3A46_L_1 */
7666 { "vperm2i128", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
7670 { "vblendvps", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
7674 { "vblendvpd", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
7678 { "vpblendvb", { XM
, Vex
, EXx
, XMVexI4
}, PREFIX_DATA
},
7683 { "vgf2p8affineqb", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
7688 { "vgf2p8affineinvqb", { XM
, Vex
, EXx
, Ib
}, PREFIX_DATA
},
7690 /* VEX_W_0FXOP_08_85_L_0 */
7692 { "vpmacssww", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7694 /* VEX_W_0FXOP_08_86_L_0 */
7696 { "vpmacsswd", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7698 /* VEX_W_0FXOP_08_87_L_0 */
7700 { "vpmacssdql", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7702 /* VEX_W_0FXOP_08_8E_L_0 */
7704 { "vpmacssdd", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7706 /* VEX_W_0FXOP_08_8F_L_0 */
7708 { "vpmacssdqh", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7710 /* VEX_W_0FXOP_08_95_L_0 */
7712 { "vpmacsww", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7714 /* VEX_W_0FXOP_08_96_L_0 */
7716 { "vpmacswd", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7718 /* VEX_W_0FXOP_08_97_L_0 */
7720 { "vpmacsdql", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7722 /* VEX_W_0FXOP_08_9E_L_0 */
7724 { "vpmacsdd", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7726 /* VEX_W_0FXOP_08_9F_L_0 */
7728 { "vpmacsdqh", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7730 /* VEX_W_0FXOP_08_A6_L_0 */
7732 { "vpmadcsswd", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7734 /* VEX_W_0FXOP_08_B6_L_0 */
7736 { "vpmadcswd", { XM
, Vex
, EXx
, XMVexI4
}, 0 },
7738 /* VEX_W_0FXOP_08_C0_L_0 */
7740 { "vprotb", { XM
, EXx
, Ib
}, 0 },
7742 /* VEX_W_0FXOP_08_C1_L_0 */
7744 { "vprotw", { XM
, EXx
, Ib
}, 0 },
7746 /* VEX_W_0FXOP_08_C2_L_0 */
7748 { "vprotd", { XM
, EXx
, Ib
}, 0 },
7750 /* VEX_W_0FXOP_08_C3_L_0 */
7752 { "vprotq", { XM
, EXx
, Ib
}, 0 },
7754 /* VEX_W_0FXOP_08_CC_L_0 */
7756 { "vpcomb", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7758 /* VEX_W_0FXOP_08_CD_L_0 */
7760 { "vpcomw", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7762 /* VEX_W_0FXOP_08_CE_L_0 */
7764 { "vpcomd", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7766 /* VEX_W_0FXOP_08_CF_L_0 */
7768 { "vpcomq", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7770 /* VEX_W_0FXOP_08_EC_L_0 */
7772 { "vpcomub", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7774 /* VEX_W_0FXOP_08_ED_L_0 */
7776 { "vpcomuw", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7778 /* VEX_W_0FXOP_08_EE_L_0 */
7780 { "vpcomud", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7782 /* VEX_W_0FXOP_08_EF_L_0 */
7784 { "vpcomuq", { XM
, Vex
, EXx
, VPCOM
}, 0 },
7786 /* VEX_W_0FXOP_09_80 */
7788 { "vfrczps", { XM
, EXx
}, 0 },
7790 /* VEX_W_0FXOP_09_81 */
7792 { "vfrczpd", { XM
, EXx
}, 0 },
7794 /* VEX_W_0FXOP_09_82 */
7796 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_82_W_0
) },
7798 /* VEX_W_0FXOP_09_83 */
7800 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_83_W_0
) },
7802 /* VEX_W_0FXOP_09_C1_L_0 */
7804 { "vphaddbw", { XM
, EXxmm
}, 0 },
7806 /* VEX_W_0FXOP_09_C2_L_0 */
7808 { "vphaddbd", { XM
, EXxmm
}, 0 },
7810 /* VEX_W_0FXOP_09_C3_L_0 */
7812 { "vphaddbq", { XM
, EXxmm
}, 0 },
7814 /* VEX_W_0FXOP_09_C6_L_0 */
7816 { "vphaddwd", { XM
, EXxmm
}, 0 },
7818 /* VEX_W_0FXOP_09_C7_L_0 */
7820 { "vphaddwq", { XM
, EXxmm
}, 0 },
7822 /* VEX_W_0FXOP_09_CB_L_0 */
7824 { "vphadddq", { XM
, EXxmm
}, 0 },
7826 /* VEX_W_0FXOP_09_D1_L_0 */
7828 { "vphaddubw", { XM
, EXxmm
}, 0 },
7830 /* VEX_W_0FXOP_09_D2_L_0 */
7832 { "vphaddubd", { XM
, EXxmm
}, 0 },
7834 /* VEX_W_0FXOP_09_D3_L_0 */
7836 { "vphaddubq", { XM
, EXxmm
}, 0 },
7838 /* VEX_W_0FXOP_09_D6_L_0 */
7840 { "vphadduwd", { XM
, EXxmm
}, 0 },
7842 /* VEX_W_0FXOP_09_D7_L_0 */
7844 { "vphadduwq", { XM
, EXxmm
}, 0 },
7846 /* VEX_W_0FXOP_09_DB_L_0 */
7848 { "vphaddudq", { XM
, EXxmm
}, 0 },
7850 /* VEX_W_0FXOP_09_E1_L_0 */
7852 { "vphsubbw", { XM
, EXxmm
}, 0 },
7854 /* VEX_W_0FXOP_09_E2_L_0 */
7856 { "vphsubwd", { XM
, EXxmm
}, 0 },
7858 /* VEX_W_0FXOP_09_E3_L_0 */
7860 { "vphsubdq", { XM
, EXxmm
}, 0 },
7863 #include "i386-dis-evex-w.h"
7866 static const struct dis386 mod_table
[][2] = {
7869 { "leaS", { Gv
, M
}, 0 },
7874 { RM_TABLE (RM_C6_REG_7
) },
7879 { RM_TABLE (RM_C7_REG_7
) },
7883 { "{l|}call^", { indirEp
}, 0 },
7887 { "{l|}jmp^", { indirEp
}, 0 },
7890 /* MOD_0F01_REG_0 */
7891 { X86_64_TABLE (X86_64_0F01_REG_0
) },
7892 { RM_TABLE (RM_0F01_REG_0
) },
7895 /* MOD_0F01_REG_1 */
7896 { X86_64_TABLE (X86_64_0F01_REG_1
) },
7897 { RM_TABLE (RM_0F01_REG_1
) },
7900 /* MOD_0F01_REG_2 */
7901 { X86_64_TABLE (X86_64_0F01_REG_2
) },
7902 { RM_TABLE (RM_0F01_REG_2
) },
7905 /* MOD_0F01_REG_3 */
7906 { X86_64_TABLE (X86_64_0F01_REG_3
) },
7907 { RM_TABLE (RM_0F01_REG_3
) },
7910 /* MOD_0F01_REG_5 */
7911 { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_0
) },
7912 { RM_TABLE (RM_0F01_REG_5_MOD_3
) },
7915 /* MOD_0F01_REG_7 */
7916 { "invlpg", { Mb
}, 0 },
7917 { RM_TABLE (RM_0F01_REG_7_MOD_3
) },
7920 /* MOD_0F12_PREFIX_0 */
7921 { "movlpX", { XM
, EXq
}, 0 },
7922 { "movhlps", { XM
, EXq
}, 0 },
7925 /* MOD_0F12_PREFIX_2 */
7926 { "movlpX", { XM
, EXq
}, 0 },
7930 { "movlpX", { EXq
, XM
}, PREFIX_OPCODE
},
7933 /* MOD_0F16_PREFIX_0 */
7934 { "movhpX", { XM
, EXq
}, 0 },
7935 { "movlhps", { XM
, EXq
}, 0 },
7938 /* MOD_0F16_PREFIX_2 */
7939 { "movhpX", { XM
, EXq
}, 0 },
7943 { "movhpX", { EXq
, XM
}, PREFIX_OPCODE
},
7946 /* MOD_0F18_REG_0 */
7947 { "prefetchnta", { Mb
}, 0 },
7950 /* MOD_0F18_REG_1 */
7951 { "prefetcht0", { Mb
}, 0 },
7954 /* MOD_0F18_REG_2 */
7955 { "prefetcht1", { Mb
}, 0 },
7958 /* MOD_0F18_REG_3 */
7959 { "prefetcht2", { Mb
}, 0 },
7962 /* MOD_0F18_REG_4 */
7963 { "nop/reserved", { Mb
}, 0 },
7966 /* MOD_0F18_REG_5 */
7967 { "nop/reserved", { Mb
}, 0 },
7970 /* MOD_0F18_REG_6 */
7971 { "nop/reserved", { Mb
}, 0 },
7974 /* MOD_0F18_REG_7 */
7975 { "nop/reserved", { Mb
}, 0 },
7978 /* MOD_0F1A_PREFIX_0 */
7979 { "bndldx", { Gbnd
, Mv_bnd
}, 0 },
7980 { "nopQ", { Ev
}, 0 },
7983 /* MOD_0F1B_PREFIX_0 */
7984 { "bndstx", { Mv_bnd
, Gbnd
}, 0 },
7985 { "nopQ", { Ev
}, 0 },
7988 /* MOD_0F1B_PREFIX_1 */
7989 { "bndmk", { Gbnd
, Mv_bnd
}, 0 },
7990 { "nopQ", { Ev
}, 0 },
7993 /* MOD_0F1C_PREFIX_0 */
7994 { REG_TABLE (REG_0F1C_P_0_MOD_0
) },
7995 { "nopQ", { Ev
}, 0 },
7998 /* MOD_0F1E_PREFIX_1 */
7999 { "nopQ", { Ev
}, 0 },
8000 { REG_TABLE (REG_0F1E_P_1_MOD_3
) },
8003 /* MOD_0F2B_PREFIX_0 */
8004 {"movntps", { Mx
, XM
}, PREFIX_OPCODE
},
8007 /* MOD_0F2B_PREFIX_1 */
8008 {"movntss", { Md
, XM
}, PREFIX_OPCODE
},
8011 /* MOD_0F2B_PREFIX_2 */
8012 {"movntpd", { Mx
, XM
}, PREFIX_OPCODE
},
8015 /* MOD_0F2B_PREFIX_3 */
8016 {"movntsd", { Mq
, XM
}, PREFIX_OPCODE
},
8021 { "movmskpX", { Gdq
, XS
}, PREFIX_OPCODE
},
8024 /* MOD_0F71_REG_2 */
8026 { "psrlw", { MS
, Ib
}, PREFIX_OPCODE
},
8029 /* MOD_0F71_REG_4 */
8031 { "psraw", { MS
, Ib
}, PREFIX_OPCODE
},
8034 /* MOD_0F71_REG_6 */
8036 { "psllw", { MS
, Ib
}, PREFIX_OPCODE
},
8039 /* MOD_0F72_REG_2 */
8041 { "psrld", { MS
, Ib
}, PREFIX_OPCODE
},
8044 /* MOD_0F72_REG_4 */
8046 { "psrad", { MS
, Ib
}, PREFIX_OPCODE
},
8049 /* MOD_0F72_REG_6 */
8051 { "pslld", { MS
, Ib
}, PREFIX_OPCODE
},
8054 /* MOD_0F73_REG_2 */
8056 { "psrlq", { MS
, Ib
}, PREFIX_OPCODE
},
8059 /* MOD_0F73_REG_3 */
8061 { "psrldq", { XS
, Ib
}, PREFIX_DATA
},
8064 /* MOD_0F73_REG_6 */
8066 { "psllq", { MS
, Ib
}, PREFIX_OPCODE
},
8069 /* MOD_0F73_REG_7 */
8071 { "pslldq", { XS
, Ib
}, PREFIX_DATA
},
8074 /* MOD_0FAE_REG_0 */
8075 { "fxsave", { FXSAVE
}, 0 },
8076 { PREFIX_TABLE (PREFIX_0FAE_REG_0_MOD_3
) },
8079 /* MOD_0FAE_REG_1 */
8080 { "fxrstor", { FXSAVE
}, 0 },
8081 { PREFIX_TABLE (PREFIX_0FAE_REG_1_MOD_3
) },
8084 /* MOD_0FAE_REG_2 */
8085 { "ldmxcsr", { Md
}, 0 },
8086 { PREFIX_TABLE (PREFIX_0FAE_REG_2_MOD_3
) },
8089 /* MOD_0FAE_REG_3 */
8090 { "stmxcsr", { Md
}, 0 },
8091 { PREFIX_TABLE (PREFIX_0FAE_REG_3_MOD_3
) },
8094 /* MOD_0FAE_REG_4 */
8095 { PREFIX_TABLE (PREFIX_0FAE_REG_4_MOD_0
) },
8096 { PREFIX_TABLE (PREFIX_0FAE_REG_4_MOD_3
) },
8099 /* MOD_0FAE_REG_5 */
8100 { "xrstor", { FXSAVE
}, PREFIX_OPCODE
},
8101 { PREFIX_TABLE (PREFIX_0FAE_REG_5_MOD_3
) },
8104 /* MOD_0FAE_REG_6 */
8105 { PREFIX_TABLE (PREFIX_0FAE_REG_6_MOD_0
) },
8106 { PREFIX_TABLE (PREFIX_0FAE_REG_6_MOD_3
) },
8109 /* MOD_0FAE_REG_7 */
8110 { PREFIX_TABLE (PREFIX_0FAE_REG_7_MOD_0
) },
8111 { RM_TABLE (RM_0FAE_REG_7_MOD_3
) },
8115 { "lssS", { Gv
, Mp
}, 0 },
8119 { "lfsS", { Gv
, Mp
}, 0 },
8123 { "lgsS", { Gv
, Mp
}, 0 },
8127 { "movntiS", { Edq
, Gdq
}, PREFIX_OPCODE
},
8130 /* MOD_0FC7_REG_3 */
8131 { "xrstors", { FXSAVE
}, 0 },
8134 /* MOD_0FC7_REG_4 */
8135 { "xsavec", { FXSAVE
}, 0 },
8138 /* MOD_0FC7_REG_5 */
8139 { "xsaves", { FXSAVE
}, 0 },
8142 /* MOD_0FC7_REG_6 */
8143 { PREFIX_TABLE (PREFIX_0FC7_REG_6_MOD_0
) },
8144 { PREFIX_TABLE (PREFIX_0FC7_REG_6_MOD_3
) }
8147 /* MOD_0FC7_REG_7 */
8148 { "vmptrst", { Mq
}, 0 },
8149 { PREFIX_TABLE (PREFIX_0FC7_REG_7_MOD_3
) }
8154 { "pmovmskb", { Gdq
, MS
}, 0 },
8157 /* MOD_0FE7_PREFIX_2 */
8158 { "movntdq", { Mx
, XM
}, 0 },
8161 /* MOD_0FF0_PREFIX_3 */
8162 { "lddqu", { XM
, M
}, 0 },
8166 { "movntdqa", { XM
, Mx
}, PREFIX_DATA
},
8169 /* MOD_VEX_0F3849_X86_64_P_0_W_0 */
8170 { VEX_LEN_TABLE (VEX_LEN_0F3849_X86_64_P_0_W_0_M_0
) },
8171 { REG_TABLE (REG_VEX_0F3849_X86_64_P_0_W_0_M_1
) },
8174 /* MOD_VEX_0F3849_X86_64_P_2_W_0 */
8175 { VEX_LEN_TABLE (VEX_LEN_0F3849_X86_64_P_2_W_0_M_0
) },
8178 /* MOD_VEX_0F3849_X86_64_P_3_W_0 */
8180 { VEX_LEN_TABLE (VEX_LEN_0F3849_X86_64_P_3_W_0_M_0
) },
8183 /* MOD_VEX_0F384B_X86_64_P_1_W_0 */
8184 { VEX_LEN_TABLE (VEX_LEN_0F384B_X86_64_P_1_W_0_M_0
) },
8187 /* MOD_VEX_0F384B_X86_64_P_2_W_0 */
8188 { VEX_LEN_TABLE (VEX_LEN_0F384B_X86_64_P_2_W_0_M_0
) },
8191 /* MOD_VEX_0F384B_X86_64_P_3_W_0 */
8192 { VEX_LEN_TABLE (VEX_LEN_0F384B_X86_64_P_3_W_0_M_0
) },
8195 /* MOD_VEX_0F385C_X86_64_P_1_W_0 */
8197 { VEX_LEN_TABLE (VEX_LEN_0F385C_X86_64_P_1_W_0_M_0
) },
8200 /* MOD_VEX_0F385E_X86_64_P_0_W_0 */
8202 { VEX_LEN_TABLE (VEX_LEN_0F385E_X86_64_P_0_W_0_M_0
) },
8205 /* MOD_VEX_0F385E_X86_64_P_1_W_0 */
8207 { VEX_LEN_TABLE (VEX_LEN_0F385E_X86_64_P_1_W_0_M_0
) },
8210 /* MOD_VEX_0F385E_X86_64_P_2_W_0 */
8212 { VEX_LEN_TABLE (VEX_LEN_0F385E_X86_64_P_2_W_0_M_0
) },
8215 /* MOD_VEX_0F385E_X86_64_P_3_W_0 */
8217 { VEX_LEN_TABLE (VEX_LEN_0F385E_X86_64_P_3_W_0_M_0
) },
8221 { "wrussK", { M
, Gdq
}, PREFIX_DATA
},
8224 /* MOD_0F38F6_PREFIX_0 */
8225 { "wrssK", { M
, Gdq
}, PREFIX_OPCODE
},
8228 /* MOD_0F38F8_PREFIX_1 */
8229 { "enqcmds", { Gva
, M
}, PREFIX_OPCODE
},
8232 /* MOD_0F38F8_PREFIX_2 */
8233 { "movdir64b", { Gva
, M
}, PREFIX_OPCODE
},
8236 /* MOD_0F38F8_PREFIX_3 */
8237 { "enqcmd", { Gva
, M
}, PREFIX_OPCODE
},
8241 { "movdiri", { Edq
, Gdq
}, PREFIX_OPCODE
},
8245 { "bound{S|}", { Gv
, Ma
}, 0 },
8246 { EVEX_TABLE (EVEX_0F
) },
8250 { "lesS", { Gv
, Mp
}, 0 },
8251 { VEX_C4_TABLE (VEX_0F
) },
8255 { "ldsS", { Gv
, Mp
}, 0 },
8256 { VEX_C5_TABLE (VEX_0F
) },
8259 /* MOD_VEX_0F12_PREFIX_0 */
8260 { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_0
) },
8261 { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_1
) },
8264 /* MOD_VEX_0F12_PREFIX_2 */
8265 { VEX_LEN_TABLE (VEX_LEN_0F12_P_2_M_0
) },
8269 { VEX_LEN_TABLE (VEX_LEN_0F13_M_0
) },
8272 /* MOD_VEX_0F16_PREFIX_0 */
8273 { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_0
) },
8274 { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_1
) },
8277 /* MOD_VEX_0F16_PREFIX_2 */
8278 { VEX_LEN_TABLE (VEX_LEN_0F16_P_2_M_0
) },
8282 { VEX_LEN_TABLE (VEX_LEN_0F17_M_0
) },
8286 { "vmovntpX", { Mx
, XM
}, PREFIX_OPCODE
},
8289 /* MOD_VEX_W_0_0F41_P_0_LEN_1 */
8291 { "kandw", { MaskG
, MaskVex
, MaskE
}, 0 },
8294 /* MOD_VEX_W_1_0F41_P_0_LEN_1 */
8296 { "kandq", { MaskG
, MaskVex
, MaskE
}, 0 },
8299 /* MOD_VEX_W_0_0F41_P_2_LEN_1 */
8301 { "kandb", { MaskG
, MaskVex
, MaskE
}, 0 },
8304 /* MOD_VEX_W_1_0F41_P_2_LEN_1 */
8306 { "kandd", { MaskG
, MaskVex
, MaskE
}, 0 },
8309 /* MOD_VEX_W_0_0F42_P_0_LEN_1 */
8311 { "kandnw", { MaskG
, MaskVex
, MaskE
}, 0 },
8314 /* MOD_VEX_W_1_0F42_P_0_LEN_1 */
8316 { "kandnq", { MaskG
, MaskVex
, MaskE
}, 0 },
8319 /* MOD_VEX_W_0_0F42_P_2_LEN_1 */
8321 { "kandnb", { MaskG
, MaskVex
, MaskE
}, 0 },
8324 /* MOD_VEX_W_1_0F42_P_2_LEN_1 */
8326 { "kandnd", { MaskG
, MaskVex
, MaskE
}, 0 },
8329 /* MOD_VEX_W_0_0F44_P_0_LEN_0 */
8331 { "knotw", { MaskG
, MaskE
}, 0 },
8334 /* MOD_VEX_W_1_0F44_P_0_LEN_0 */
8336 { "knotq", { MaskG
, MaskE
}, 0 },
8339 /* MOD_VEX_W_0_0F44_P_2_LEN_0 */
8341 { "knotb", { MaskG
, MaskE
}, 0 },
8344 /* MOD_VEX_W_1_0F44_P_2_LEN_0 */
8346 { "knotd", { MaskG
, MaskE
}, 0 },
8349 /* MOD_VEX_W_0_0F45_P_0_LEN_1 */
8351 { "korw", { MaskG
, MaskVex
, MaskE
}, 0 },
8354 /* MOD_VEX_W_1_0F45_P_0_LEN_1 */
8356 { "korq", { MaskG
, MaskVex
, MaskE
}, 0 },
8359 /* MOD_VEX_W_0_0F45_P_2_LEN_1 */
8361 { "korb", { MaskG
, MaskVex
, MaskE
}, 0 },
8364 /* MOD_VEX_W_1_0F45_P_2_LEN_1 */
8366 { "kord", { MaskG
, MaskVex
, MaskE
}, 0 },
8369 /* MOD_VEX_W_0_0F46_P_0_LEN_1 */
8371 { "kxnorw", { MaskG
, MaskVex
, MaskE
}, 0 },
8374 /* MOD_VEX_W_1_0F46_P_0_LEN_1 */
8376 { "kxnorq", { MaskG
, MaskVex
, MaskE
}, 0 },
8379 /* MOD_VEX_W_0_0F46_P_2_LEN_1 */
8381 { "kxnorb", { MaskG
, MaskVex
, MaskE
}, 0 },
8384 /* MOD_VEX_W_1_0F46_P_2_LEN_1 */
8386 { "kxnord", { MaskG
, MaskVex
, MaskE
}, 0 },
8389 /* MOD_VEX_W_0_0F47_P_0_LEN_1 */
8391 { "kxorw", { MaskG
, MaskVex
, MaskE
}, 0 },
8394 /* MOD_VEX_W_1_0F47_P_0_LEN_1 */
8396 { "kxorq", { MaskG
, MaskVex
, MaskE
}, 0 },
8399 /* MOD_VEX_W_0_0F47_P_2_LEN_1 */
8401 { "kxorb", { MaskG
, MaskVex
, MaskE
}, 0 },
8404 /* MOD_VEX_W_1_0F47_P_2_LEN_1 */
8406 { "kxord", { MaskG
, MaskVex
, MaskE
}, 0 },
8409 /* MOD_VEX_W_0_0F4A_P_0_LEN_1 */
8411 { "kaddw", { MaskG
, MaskVex
, MaskE
}, 0 },
8414 /* MOD_VEX_W_1_0F4A_P_0_LEN_1 */
8416 { "kaddq", { MaskG
, MaskVex
, MaskE
}, 0 },
8419 /* MOD_VEX_W_0_0F4A_P_2_LEN_1 */
8421 { "kaddb", { MaskG
, MaskVex
, MaskE
}, 0 },
8424 /* MOD_VEX_W_1_0F4A_P_2_LEN_1 */
8426 { "kaddd", { MaskG
, MaskVex
, MaskE
}, 0 },
8429 /* MOD_VEX_W_0_0F4B_P_0_LEN_1 */
8431 { "kunpckwd", { MaskG
, MaskVex
, MaskE
}, 0 },
8434 /* MOD_VEX_W_1_0F4B_P_0_LEN_1 */
8436 { "kunpckdq", { MaskG
, MaskVex
, MaskE
}, 0 },
8439 /* MOD_VEX_W_0_0F4B_P_2_LEN_1 */
8441 { "kunpckbw", { MaskG
, MaskVex
, MaskE
}, 0 },
8446 { "vmovmskpX", { Gdq
, XS
}, PREFIX_OPCODE
},
8449 /* MOD_VEX_0F71_REG_2 */
8451 { "vpsrlw", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8454 /* MOD_VEX_0F71_REG_4 */
8456 { "vpsraw", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8459 /* MOD_VEX_0F71_REG_6 */
8461 { "vpsllw", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8464 /* MOD_VEX_0F72_REG_2 */
8466 { "vpsrld", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8469 /* MOD_VEX_0F72_REG_4 */
8471 { "vpsrad", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8474 /* MOD_VEX_0F72_REG_6 */
8476 { "vpslld", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8479 /* MOD_VEX_0F73_REG_2 */
8481 { "vpsrlq", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8484 /* MOD_VEX_0F73_REG_3 */
8486 { "vpsrldq", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8489 /* MOD_VEX_0F73_REG_6 */
8491 { "vpsllq", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8494 /* MOD_VEX_0F73_REG_7 */
8496 { "vpslldq", { Vex
, XS
, Ib
}, PREFIX_DATA
},
8499 /* MOD_VEX_W_0_0F91_P_0_LEN_0 */
8500 { "kmovw", { Ew
, MaskG
}, 0 },
8504 /* MOD_VEX_W_0_0F91_P_0_LEN_0 */
8505 { "kmovq", { Eq
, MaskG
}, 0 },
8509 /* MOD_VEX_W_0_0F91_P_2_LEN_0 */
8510 { "kmovb", { Eb
, MaskG
}, 0 },
8514 /* MOD_VEX_W_0_0F91_P_2_LEN_0 */
8515 { "kmovd", { Ed
, MaskG
}, 0 },
8519 /* MOD_VEX_W_0_0F92_P_0_LEN_0 */
8521 { "kmovw", { MaskG
, Edq
}, 0 },
8524 /* MOD_VEX_W_0_0F92_P_2_LEN_0 */
8526 { "kmovb", { MaskG
, Edq
}, 0 },
8529 /* MOD_VEX_0F92_P_3_LEN_0 */
8531 { "kmovK", { MaskG
, Edq
}, 0 },
8534 /* MOD_VEX_W_0_0F93_P_0_LEN_0 */
8536 { "kmovw", { Gdq
, MaskE
}, 0 },
8539 /* MOD_VEX_W_0_0F93_P_2_LEN_0 */
8541 { "kmovb", { Gdq
, MaskE
}, 0 },
8544 /* MOD_VEX_0F93_P_3_LEN_0 */
8546 { "kmovK", { Gdq
, MaskE
}, 0 },
8549 /* MOD_VEX_W_0_0F98_P_0_LEN_0 */
8551 { "kortestw", { MaskG
, MaskE
}, 0 },
8554 /* MOD_VEX_W_1_0F98_P_0_LEN_0 */
8556 { "kortestq", { MaskG
, MaskE
}, 0 },
8559 /* MOD_VEX_W_0_0F98_P_2_LEN_0 */
8561 { "kortestb", { MaskG
, MaskE
}, 0 },
8564 /* MOD_VEX_W_1_0F98_P_2_LEN_0 */
8566 { "kortestd", { MaskG
, MaskE
}, 0 },
8569 /* MOD_VEX_W_0_0F99_P_0_LEN_0 */
8571 { "ktestw", { MaskG
, MaskE
}, 0 },
8574 /* MOD_VEX_W_1_0F99_P_0_LEN_0 */
8576 { "ktestq", { MaskG
, MaskE
}, 0 },
8579 /* MOD_VEX_W_0_0F99_P_2_LEN_0 */
8581 { "ktestb", { MaskG
, MaskE
}, 0 },
8584 /* MOD_VEX_W_1_0F99_P_2_LEN_0 */
8586 { "ktestd", { MaskG
, MaskE
}, 0 },
8589 /* MOD_VEX_0FAE_REG_2 */
8590 { VEX_LEN_TABLE (VEX_LEN_0FAE_R_2_M_0
) },
8593 /* MOD_VEX_0FAE_REG_3 */
8594 { VEX_LEN_TABLE (VEX_LEN_0FAE_R_3_M_0
) },
8599 { "vpmovmskb", { Gdq
, XS
}, PREFIX_DATA
},
8603 { "vmovntdq", { Mx
, XM
}, PREFIX_DATA
},
8606 /* MOD_VEX_0FF0_PREFIX_3 */
8607 { "vlddqu", { XM
, M
}, 0 },
8610 /* MOD_VEX_0F381A */
8611 { VEX_LEN_TABLE (VEX_LEN_0F381A_M_0
) },
8614 /* MOD_VEX_0F382A */
8615 { "vmovntdqa", { XM
, Mx
}, PREFIX_DATA
},
8618 /* MOD_VEX_0F382C */
8619 { VEX_W_TABLE (VEX_W_0F382C_M_0
) },
8622 /* MOD_VEX_0F382D */
8623 { VEX_W_TABLE (VEX_W_0F382D_M_0
) },
8626 /* MOD_VEX_0F382E */
8627 { VEX_W_TABLE (VEX_W_0F382E_M_0
) },
8630 /* MOD_VEX_0F382F */
8631 { VEX_W_TABLE (VEX_W_0F382F_M_0
) },
8634 /* MOD_VEX_0F385A */
8635 { VEX_LEN_TABLE (VEX_LEN_0F385A_M_0
) },
8638 /* MOD_VEX_0F388C */
8639 { "vpmaskmov%DQ", { XM
, Vex
, Mx
}, PREFIX_DATA
},
8642 /* MOD_VEX_0F388E */
8643 { "vpmaskmov%DQ", { Mx
, Vex
, XM
}, PREFIX_DATA
},
8646 /* MOD_VEX_0F3A30_L_0 */
8648 { "kshiftr%BW", { MaskG
, MaskE
, Ib
}, PREFIX_DATA
},
8651 /* MOD_VEX_0F3A31_L_0 */
8653 { "kshiftr%DQ", { MaskG
, MaskE
, Ib
}, PREFIX_DATA
},
8656 /* MOD_VEX_0F3A32_L_0 */
8658 { "kshiftl%BW", { MaskG
, MaskE
, Ib
}, PREFIX_DATA
},
8661 /* MOD_VEX_0F3A33_L_0 */
8663 { "kshiftl%DQ", { MaskG
, MaskE
, Ib
}, PREFIX_DATA
},
8666 /* MOD_VEX_0FXOP_09_12 */
8668 { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_12_M_1
) },
8671 #include "i386-dis-evex-mod.h"
8674 static const struct dis386 rm_table
[][8] = {
8677 { "xabort", { Skip_MODRM
, Ib
}, 0 },
8681 { "xbeginT", { Skip_MODRM
, Jdqw
}, 0 },
8685 { "enclv", { Skip_MODRM
}, 0 },
8686 { "vmcall", { Skip_MODRM
}, 0 },
8687 { "vmlaunch", { Skip_MODRM
}, 0 },
8688 { "vmresume", { Skip_MODRM
}, 0 },
8689 { "vmxoff", { Skip_MODRM
}, 0 },
8690 { "pconfig", { Skip_MODRM
}, 0 },
8694 { "monitor", { { OP_Monitor
, 0 } }, 0 },
8695 { "mwait", { { OP_Mwait
, 0 } }, 0 },
8696 { "clac", { Skip_MODRM
}, 0 },
8697 { "stac", { Skip_MODRM
}, 0 },
8701 { "encls", { Skip_MODRM
}, 0 },
8705 { "xgetbv", { Skip_MODRM
}, 0 },
8706 { "xsetbv", { Skip_MODRM
}, 0 },
8709 { "vmfunc", { Skip_MODRM
}, 0 },
8710 { "xend", { Skip_MODRM
}, 0 },
8711 { "xtest", { Skip_MODRM
}, 0 },
8712 { "enclu", { Skip_MODRM
}, 0 },
8716 { "vmrun", { Skip_MODRM
}, 0 },
8717 { PREFIX_TABLE (PREFIX_0F01_REG_3_RM_1
) },
8718 { "vmload", { Skip_MODRM
}, 0 },
8719 { "vmsave", { Skip_MODRM
}, 0 },
8720 { "stgi", { Skip_MODRM
}, 0 },
8721 { "clgi", { Skip_MODRM
}, 0 },
8722 { "skinit", { Skip_MODRM
}, 0 },
8723 { "invlpga", { Skip_MODRM
}, 0 },
8726 /* RM_0F01_REG_5_MOD_3 */
8727 { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_3_RM_0
) },
8728 { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_3_RM_1
) },
8729 { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_3_RM_2
) },
8733 { "rdpkru", { Skip_MODRM
}, 0 },
8734 { "wrpkru", { Skip_MODRM
}, 0 },
8737 /* RM_0F01_REG_7_MOD_3 */
8738 { "swapgs", { Skip_MODRM
}, 0 },
8739 { "rdtscp", { Skip_MODRM
}, 0 },
8740 { PREFIX_TABLE (PREFIX_0F01_REG_7_MOD_3_RM_2
) },
8741 { "mwaitx", { { OP_Mwait
, eBX_reg
} }, PREFIX_OPCODE
},
8742 { "clzero", { Skip_MODRM
}, 0 },
8743 { "rdpru", { Skip_MODRM
}, 0 },
8746 /* RM_0F1E_P_1_MOD_3_REG_7 */
8747 { "nopQ", { Ev
}, 0 },
8748 { "nopQ", { Ev
}, 0 },
8749 { "endbr64", { Skip_MODRM
}, PREFIX_OPCODE
},
8750 { "endbr32", { Skip_MODRM
}, PREFIX_OPCODE
},
8751 { "nopQ", { Ev
}, 0 },
8752 { "nopQ", { Ev
}, 0 },
8753 { "nopQ", { Ev
}, 0 },
8754 { "nopQ", { Ev
}, 0 },
8757 /* RM_0FAE_REG_6_MOD_3 */
8758 { "mfence", { Skip_MODRM
}, 0 },
8761 /* RM_0FAE_REG_7_MOD_3 */
8762 { "sfence", { Skip_MODRM
}, 0 },
8766 /* RM_VEX_0F3849_X86_64_P_0_W_0_M_1_R_0 */
8767 { VEX_LEN_TABLE (VEX_LEN_0F3849_X86_64_P_0_W_0_M_1_REG_0_RM_0
) },
8771 #define INTERNAL_DISASSEMBLER_ERROR _("<internal disassembler error>")
8773 /* We use the high bit to indicate different name for the same
8775 #define REP_PREFIX (0xf3 | 0x100)
8776 #define XACQUIRE_PREFIX (0xf2 | 0x200)
8777 #define XRELEASE_PREFIX (0xf3 | 0x400)
8778 #define BND_PREFIX (0xf2 | 0x400)
8779 #define NOTRACK_PREFIX (0x3e | 0x100)
8781 /* Remember if the current op is a jump instruction. */
8782 static bfd_boolean op_is_jump
= FALSE
;
8787 int newrex
, i
, length
;
8792 last_lock_prefix
= -1;
8793 last_repz_prefix
= -1;
8794 last_repnz_prefix
= -1;
8795 last_data_prefix
= -1;
8796 last_addr_prefix
= -1;
8797 last_rex_prefix
= -1;
8798 last_seg_prefix
= -1;
8800 active_seg_prefix
= 0;
8801 for (i
= 0; i
< (int) ARRAY_SIZE (all_prefixes
); i
++)
8802 all_prefixes
[i
] = 0;
8805 /* The maximum instruction length is 15bytes. */
8806 while (length
< MAX_CODE_LENGTH
- 1)
8808 FETCH_DATA (the_info
, codep
+ 1);
8812 /* REX prefixes family. */
8829 if (address_mode
== mode_64bit
)
8833 last_rex_prefix
= i
;
8836 prefixes
|= PREFIX_REPZ
;
8837 last_repz_prefix
= i
;
8840 prefixes
|= PREFIX_REPNZ
;
8841 last_repnz_prefix
= i
;
8844 prefixes
|= PREFIX_LOCK
;
8845 last_lock_prefix
= i
;
8848 prefixes
|= PREFIX_CS
;
8849 last_seg_prefix
= i
;
8850 active_seg_prefix
= PREFIX_CS
;
8853 prefixes
|= PREFIX_SS
;
8854 last_seg_prefix
= i
;
8855 active_seg_prefix
= PREFIX_SS
;
8858 prefixes
|= PREFIX_DS
;
8859 last_seg_prefix
= i
;
8860 active_seg_prefix
= PREFIX_DS
;
8863 prefixes
|= PREFIX_ES
;
8864 last_seg_prefix
= i
;
8865 active_seg_prefix
= PREFIX_ES
;
8868 prefixes
|= PREFIX_FS
;
8869 last_seg_prefix
= i
;
8870 active_seg_prefix
= PREFIX_FS
;
8873 prefixes
|= PREFIX_GS
;
8874 last_seg_prefix
= i
;
8875 active_seg_prefix
= PREFIX_GS
;
8878 prefixes
|= PREFIX_DATA
;
8879 last_data_prefix
= i
;
8882 prefixes
|= PREFIX_ADDR
;
8883 last_addr_prefix
= i
;
8886 /* fwait is really an instruction. If there are prefixes
8887 before the fwait, they belong to the fwait, *not* to the
8888 following instruction. */
8890 if (prefixes
|| rex
)
8892 prefixes
|= PREFIX_FWAIT
;
8894 /* This ensures that the previous REX prefixes are noticed
8895 as unused prefixes, as in the return case below. */
8899 prefixes
= PREFIX_FWAIT
;
8904 /* Rex is ignored when followed by another prefix. */
8910 if (*codep
!= FWAIT_OPCODE
)
8911 all_prefixes
[i
++] = *codep
;
8919 /* Return the name of the prefix byte PREF, or NULL if PREF is not a
8923 prefix_name (int pref
, int sizeflag
)
8925 static const char *rexes
[16] =
8930 "rex.XB", /* 0x43 */
8932 "rex.RB", /* 0x45 */
8933 "rex.RX", /* 0x46 */
8934 "rex.RXB", /* 0x47 */
8936 "rex.WB", /* 0x49 */
8937 "rex.WX", /* 0x4a */
8938 "rex.WXB", /* 0x4b */
8939 "rex.WR", /* 0x4c */
8940 "rex.WRB", /* 0x4d */
8941 "rex.WRX", /* 0x4e */
8942 "rex.WRXB", /* 0x4f */
8947 /* REX prefixes family. */
8964 return rexes
[pref
- 0x40];
8984 return (sizeflag
& DFLAG
) ? "data16" : "data32";
8986 if (address_mode
== mode_64bit
)
8987 return (sizeflag
& AFLAG
) ? "addr32" : "addr64";
8989 return (sizeflag
& AFLAG
) ? "addr16" : "addr32";
8994 case XACQUIRE_PREFIX
:
8996 case XRELEASE_PREFIX
:
9000 case NOTRACK_PREFIX
:
9007 static char op_out
[MAX_OPERANDS
][100];
9008 static int op_ad
, op_index
[MAX_OPERANDS
];
9009 static int two_source_ops
;
9010 static bfd_vma op_address
[MAX_OPERANDS
];
9011 static bfd_vma op_riprel
[MAX_OPERANDS
];
9012 static bfd_vma start_pc
;
9015 * On the 386's of 1988, the maximum length of an instruction is 15 bytes.
9016 * (see topic "Redundant prefixes" in the "Differences from 8086"
9017 * section of the "Virtual 8086 Mode" chapter.)
9018 * 'pc' should be the address of this instruction, it will
9019 * be used to print the target address if this is a relative jump or call
9020 * The function returns the length of this instruction in bytes.
9023 static char intel_syntax
;
9024 static char intel_mnemonic
= !SYSV386_COMPAT
;
9025 static char open_char
;
9026 static char close_char
;
9027 static char separator_char
;
9028 static char scale_char
;
9036 static enum x86_64_isa isa64
;
9038 /* Here for backwards compatibility. When gdb stops using
9039 print_insn_i386_att and print_insn_i386_intel these functions can
9040 disappear, and print_insn_i386 be merged into print_insn. */
9042 print_insn_i386_att (bfd_vma pc
, disassemble_info
*info
)
9046 return print_insn (pc
, info
);
9050 print_insn_i386_intel (bfd_vma pc
, disassemble_info
*info
)
9054 return print_insn (pc
, info
);
9058 print_insn_i386 (bfd_vma pc
, disassemble_info
*info
)
9062 return print_insn (pc
, info
);
9066 print_i386_disassembler_options (FILE *stream
)
9068 fprintf (stream
, _("\n\
9069 The following i386/x86-64 specific disassembler options are supported for use\n\
9070 with the -M switch (multiple options should be separated by commas):\n"));
9072 fprintf (stream
, _(" x86-64 Disassemble in 64bit mode\n"));
9073 fprintf (stream
, _(" i386 Disassemble in 32bit mode\n"));
9074 fprintf (stream
, _(" i8086 Disassemble in 16bit mode\n"));
9075 fprintf (stream
, _(" att Display instruction in AT&T syntax\n"));
9076 fprintf (stream
, _(" intel Display instruction in Intel syntax\n"));
9077 fprintf (stream
, _(" att-mnemonic\n"
9078 " Display instruction in AT&T mnemonic\n"));
9079 fprintf (stream
, _(" intel-mnemonic\n"
9080 " Display instruction in Intel mnemonic\n"));
9081 fprintf (stream
, _(" addr64 Assume 64bit address size\n"));
9082 fprintf (stream
, _(" addr32 Assume 32bit address size\n"));
9083 fprintf (stream
, _(" addr16 Assume 16bit address size\n"));
9084 fprintf (stream
, _(" data32 Assume 32bit data size\n"));
9085 fprintf (stream
, _(" data16 Assume 16bit data size\n"));
9086 fprintf (stream
, _(" suffix Always display instruction suffix in AT&T syntax\n"));
9087 fprintf (stream
, _(" amd64 Display instruction in AMD64 ISA\n"));
9088 fprintf (stream
, _(" intel64 Display instruction in Intel64 ISA\n"));
9092 static const struct dis386 bad_opcode
= { "(bad)", { XX
}, 0 };
9094 /* Get a pointer to struct dis386 with a valid name. */
9096 static const struct dis386
*
9097 get_valid_dis386 (const struct dis386
*dp
, disassemble_info
*info
)
9099 int vindex
, vex_table_index
;
9101 if (dp
->name
!= NULL
)
9104 switch (dp
->op
[0].bytemode
)
9107 dp
= ®_table
[dp
->op
[1].bytemode
][modrm
.reg
];
9111 vindex
= modrm
.mod
== 0x3 ? 1 : 0;
9112 dp
= &mod_table
[dp
->op
[1].bytemode
][vindex
];
9116 dp
= &rm_table
[dp
->op
[1].bytemode
][modrm
.rm
];
9119 case USE_PREFIX_TABLE
:
9122 /* The prefix in VEX is implicit. */
9128 case REPE_PREFIX_OPCODE
:
9131 case DATA_PREFIX_OPCODE
:
9134 case REPNE_PREFIX_OPCODE
:
9144 int last_prefix
= -1;
9147 /* We check PREFIX_REPNZ and PREFIX_REPZ before PREFIX_DATA.
9148 When there are multiple PREFIX_REPNZ and PREFIX_REPZ, the
9150 if ((prefixes
& (PREFIX_REPZ
| PREFIX_REPNZ
)) != 0)
9152 if (last_repz_prefix
> last_repnz_prefix
)
9155 prefix
= PREFIX_REPZ
;
9156 last_prefix
= last_repz_prefix
;
9161 prefix
= PREFIX_REPNZ
;
9162 last_prefix
= last_repnz_prefix
;
9165 /* Check if prefix should be ignored. */
9166 if ((((prefix_table
[dp
->op
[1].bytemode
][vindex
].prefix_requirement
9167 & PREFIX_IGNORED
) >> PREFIX_IGNORED_SHIFT
)
9172 if (vindex
== 0 && (prefixes
& PREFIX_DATA
) != 0)
9175 prefix
= PREFIX_DATA
;
9176 last_prefix
= last_data_prefix
;
9181 used_prefixes
|= prefix
;
9182 all_prefixes
[last_prefix
] = 0;
9185 dp
= &prefix_table
[dp
->op
[1].bytemode
][vindex
];
9188 case USE_X86_64_TABLE
:
9189 vindex
= address_mode
== mode_64bit
? 1 : 0;
9190 dp
= &x86_64_table
[dp
->op
[1].bytemode
][vindex
];
9193 case USE_3BYTE_TABLE
:
9194 FETCH_DATA (info
, codep
+ 2);
9196 dp
= &three_byte_table
[dp
->op
[1].bytemode
][vindex
];
9198 modrm
.mod
= (*codep
>> 6) & 3;
9199 modrm
.reg
= (*codep
>> 3) & 7;
9200 modrm
.rm
= *codep
& 7;
9203 case USE_VEX_LEN_TABLE
:
9220 dp
= &vex_len_table
[dp
->op
[1].bytemode
][vindex
];
9223 case USE_EVEX_LEN_TABLE
:
9243 dp
= &evex_len_table
[dp
->op
[1].bytemode
][vindex
];
9246 case USE_XOP_8F_TABLE
:
9247 FETCH_DATA (info
, codep
+ 3);
9248 rex
= ~(*codep
>> 5) & 0x7;
9250 /* VEX_TABLE_INDEX is the mmmmm part of the XOP byte 1 "RCB.mmmmm". */
9251 switch ((*codep
& 0x1f))
9257 vex_table_index
= XOP_08
;
9260 vex_table_index
= XOP_09
;
9263 vex_table_index
= XOP_0A
;
9267 vex
.w
= *codep
& 0x80;
9268 if (vex
.w
&& address_mode
== mode_64bit
)
9271 vex
.register_specifier
= (~(*codep
>> 3)) & 0xf;
9272 if (address_mode
!= mode_64bit
)
9274 /* In 16/32-bit mode REX_B is silently ignored. */
9278 vex
.length
= (*codep
& 0x4) ? 256 : 128;
9279 switch ((*codep
& 0x3))
9284 vex
.prefix
= DATA_PREFIX_OPCODE
;
9287 vex
.prefix
= REPE_PREFIX_OPCODE
;
9290 vex
.prefix
= REPNE_PREFIX_OPCODE
;
9296 dp
= &xop_table
[vex_table_index
][vindex
];
9299 FETCH_DATA (info
, codep
+ 1);
9300 modrm
.mod
= (*codep
>> 6) & 3;
9301 modrm
.reg
= (*codep
>> 3) & 7;
9302 modrm
.rm
= *codep
& 7;
9304 /* No XOP encoding so far allows for a non-zero embedded prefix. Avoid
9305 having to decode the bits for every otherwise valid encoding. */
9310 case USE_VEX_C4_TABLE
:
9312 FETCH_DATA (info
, codep
+ 3);
9313 rex
= ~(*codep
>> 5) & 0x7;
9314 switch ((*codep
& 0x1f))
9320 vex_table_index
= VEX_0F
;
9323 vex_table_index
= VEX_0F38
;
9326 vex_table_index
= VEX_0F3A
;
9330 vex
.w
= *codep
& 0x80;
9331 if (address_mode
== mode_64bit
)
9338 /* For the 3-byte VEX prefix in 32-bit mode, the REX_B bit
9339 is ignored, other REX bits are 0 and the highest bit in
9340 VEX.vvvv is also ignored (but we mustn't clear it here). */
9343 vex
.register_specifier
= (~(*codep
>> 3)) & 0xf;
9344 vex
.length
= (*codep
& 0x4) ? 256 : 128;
9345 switch ((*codep
& 0x3))
9350 vex
.prefix
= DATA_PREFIX_OPCODE
;
9353 vex
.prefix
= REPE_PREFIX_OPCODE
;
9356 vex
.prefix
= REPNE_PREFIX_OPCODE
;
9362 dp
= &vex_table
[vex_table_index
][vindex
];
9364 /* There is no MODRM byte for VEX0F 77. */
9365 if (vex_table_index
!= VEX_0F
|| vindex
!= 0x77)
9367 FETCH_DATA (info
, codep
+ 1);
9368 modrm
.mod
= (*codep
>> 6) & 3;
9369 modrm
.reg
= (*codep
>> 3) & 7;
9370 modrm
.rm
= *codep
& 7;
9374 case USE_VEX_C5_TABLE
:
9376 FETCH_DATA (info
, codep
+ 2);
9377 rex
= (*codep
& 0x80) ? 0 : REX_R
;
9379 /* For the 2-byte VEX prefix in 32-bit mode, the highest bit in
9381 vex
.register_specifier
= (~(*codep
>> 3)) & 0xf;
9382 vex
.length
= (*codep
& 0x4) ? 256 : 128;
9383 switch ((*codep
& 0x3))
9388 vex
.prefix
= DATA_PREFIX_OPCODE
;
9391 vex
.prefix
= REPE_PREFIX_OPCODE
;
9394 vex
.prefix
= REPNE_PREFIX_OPCODE
;
9400 dp
= &vex_table
[dp
->op
[1].bytemode
][vindex
];
9402 /* There is no MODRM byte for VEX 77. */
9405 FETCH_DATA (info
, codep
+ 1);
9406 modrm
.mod
= (*codep
>> 6) & 3;
9407 modrm
.reg
= (*codep
>> 3) & 7;
9408 modrm
.rm
= *codep
& 7;
9412 case USE_VEX_W_TABLE
:
9416 dp
= &vex_w_table
[dp
->op
[1].bytemode
][vex
.w
? 1 : 0];
9419 case USE_EVEX_TABLE
:
9423 FETCH_DATA (info
, codep
+ 4);
9424 /* The first byte after 0x62. */
9425 rex
= ~(*codep
>> 5) & 0x7;
9426 vex
.r
= *codep
& 0x10;
9427 switch ((*codep
& 0xf))
9432 vex_table_index
= EVEX_0F
;
9435 vex_table_index
= EVEX_0F38
;
9438 vex_table_index
= EVEX_0F3A
;
9442 /* The second byte after 0x62. */
9444 vex
.w
= *codep
& 0x80;
9445 if (vex
.w
&& address_mode
== mode_64bit
)
9448 vex
.register_specifier
= (~(*codep
>> 3)) & 0xf;
9451 if (!(*codep
& 0x4))
9454 switch ((*codep
& 0x3))
9459 vex
.prefix
= DATA_PREFIX_OPCODE
;
9462 vex
.prefix
= REPE_PREFIX_OPCODE
;
9465 vex
.prefix
= REPNE_PREFIX_OPCODE
;
9469 /* The third byte after 0x62. */
9472 /* Remember the static rounding bits. */
9473 vex
.ll
= (*codep
>> 5) & 3;
9474 vex
.b
= (*codep
& 0x10) != 0;
9476 vex
.v
= *codep
& 0x8;
9477 vex
.mask_register_specifier
= *codep
& 0x7;
9478 vex
.zeroing
= *codep
& 0x80;
9480 if (address_mode
!= mode_64bit
)
9482 /* In 16/32-bit mode silently ignore following bits. */
9491 dp
= &evex_table
[vex_table_index
][vindex
];
9493 FETCH_DATA (info
, codep
+ 1);
9494 modrm
.mod
= (*codep
>> 6) & 3;
9495 modrm
.reg
= (*codep
>> 3) & 7;
9496 modrm
.rm
= *codep
& 7;
9498 /* Set vector length. */
9499 if (modrm
.mod
== 3 && vex
.b
)
9528 if (dp
->name
!= NULL
)
9531 return get_valid_dis386 (dp
, info
);
9535 get_sib (disassemble_info
*info
, int sizeflag
)
9537 /* If modrm.mod == 3, operand must be register. */
9539 && ((sizeflag
& AFLAG
) || address_mode
== mode_64bit
)
9543 FETCH_DATA (info
, codep
+ 2);
9544 sib
.index
= (codep
[1] >> 3) & 7;
9545 sib
.scale
= (codep
[1] >> 6) & 3;
9546 sib
.base
= codep
[1] & 7;
9551 print_insn (bfd_vma pc
, disassemble_info
*info
)
9553 const struct dis386
*dp
;
9555 char *op_txt
[MAX_OPERANDS
];
9557 int sizeflag
, orig_sizeflag
;
9559 struct dis_private priv
;
9562 priv
.orig_sizeflag
= AFLAG
| DFLAG
;
9563 if ((info
->mach
& bfd_mach_i386_i386
) != 0)
9564 address_mode
= mode_32bit
;
9565 else if (info
->mach
== bfd_mach_i386_i8086
)
9567 address_mode
= mode_16bit
;
9568 priv
.orig_sizeflag
= 0;
9571 address_mode
= mode_64bit
;
9573 if (intel_syntax
== (char) -1)
9574 intel_syntax
= (info
->mach
& bfd_mach_i386_intel_syntax
) != 0;
9576 for (p
= info
->disassembler_options
; p
!= NULL
; )
9578 if (CONST_STRNEQ (p
, "amd64"))
9580 else if (CONST_STRNEQ (p
, "intel64"))
9582 else if (CONST_STRNEQ (p
, "x86-64"))
9584 address_mode
= mode_64bit
;
9585 priv
.orig_sizeflag
|= AFLAG
| DFLAG
;
9587 else if (CONST_STRNEQ (p
, "i386"))
9589 address_mode
= mode_32bit
;
9590 priv
.orig_sizeflag
|= AFLAG
| DFLAG
;
9592 else if (CONST_STRNEQ (p
, "i8086"))
9594 address_mode
= mode_16bit
;
9595 priv
.orig_sizeflag
&= ~(AFLAG
| DFLAG
);
9597 else if (CONST_STRNEQ (p
, "intel"))
9600 if (CONST_STRNEQ (p
+ 5, "-mnemonic"))
9603 else if (CONST_STRNEQ (p
, "att"))
9606 if (CONST_STRNEQ (p
+ 3, "-mnemonic"))
9609 else if (CONST_STRNEQ (p
, "addr"))
9611 if (address_mode
== mode_64bit
)
9613 if (p
[4] == '3' && p
[5] == '2')
9614 priv
.orig_sizeflag
&= ~AFLAG
;
9615 else if (p
[4] == '6' && p
[5] == '4')
9616 priv
.orig_sizeflag
|= AFLAG
;
9620 if (p
[4] == '1' && p
[5] == '6')
9621 priv
.orig_sizeflag
&= ~AFLAG
;
9622 else if (p
[4] == '3' && p
[5] == '2')
9623 priv
.orig_sizeflag
|= AFLAG
;
9626 else if (CONST_STRNEQ (p
, "data"))
9628 if (p
[4] == '1' && p
[5] == '6')
9629 priv
.orig_sizeflag
&= ~DFLAG
;
9630 else if (p
[4] == '3' && p
[5] == '2')
9631 priv
.orig_sizeflag
|= DFLAG
;
9633 else if (CONST_STRNEQ (p
, "suffix"))
9634 priv
.orig_sizeflag
|= SUFFIX_ALWAYS
;
9636 p
= strchr (p
, ',');
9641 if (address_mode
== mode_64bit
&& sizeof (bfd_vma
) < 8)
9643 (*info
->fprintf_func
) (info
->stream
,
9644 _("64-bit address is disabled"));
9650 names64
= intel_names64
;
9651 names32
= intel_names32
;
9652 names16
= intel_names16
;
9653 names8
= intel_names8
;
9654 names8rex
= intel_names8rex
;
9655 names_seg
= intel_names_seg
;
9656 names_mm
= intel_names_mm
;
9657 names_bnd
= intel_names_bnd
;
9658 names_xmm
= intel_names_xmm
;
9659 names_ymm
= intel_names_ymm
;
9660 names_zmm
= intel_names_zmm
;
9661 names_tmm
= intel_names_tmm
;
9662 index64
= intel_index64
;
9663 index32
= intel_index32
;
9664 names_mask
= intel_names_mask
;
9665 index16
= intel_index16
;
9668 separator_char
= '+';
9673 names64
= att_names64
;
9674 names32
= att_names32
;
9675 names16
= att_names16
;
9676 names8
= att_names8
;
9677 names8rex
= att_names8rex
;
9678 names_seg
= att_names_seg
;
9679 names_mm
= att_names_mm
;
9680 names_bnd
= att_names_bnd
;
9681 names_xmm
= att_names_xmm
;
9682 names_ymm
= att_names_ymm
;
9683 names_zmm
= att_names_zmm
;
9684 names_tmm
= att_names_tmm
;
9685 index64
= att_index64
;
9686 index32
= att_index32
;
9687 names_mask
= att_names_mask
;
9688 index16
= att_index16
;
9691 separator_char
= ',';
9695 /* The output looks better if we put 7 bytes on a line, since that
9696 puts most long word instructions on a single line. Use 8 bytes
9698 if ((info
->mach
& bfd_mach_l1om
) != 0)
9699 info
->bytes_per_line
= 8;
9701 info
->bytes_per_line
= 7;
9703 info
->private_data
= &priv
;
9704 priv
.max_fetched
= priv
.the_buffer
;
9705 priv
.insn_start
= pc
;
9708 for (i
= 0; i
< MAX_OPERANDS
; ++i
)
9716 start_codep
= priv
.the_buffer
;
9717 codep
= priv
.the_buffer
;
9719 if (OPCODES_SIGSETJMP (priv
.bailout
) != 0)
9723 /* Getting here means we tried for data but didn't get it. That
9724 means we have an incomplete instruction of some sort. Just
9725 print the first byte as a prefix or a .byte pseudo-op. */
9726 if (codep
> priv
.the_buffer
)
9728 name
= prefix_name (priv
.the_buffer
[0], priv
.orig_sizeflag
);
9730 (*info
->fprintf_func
) (info
->stream
, "%s", name
);
9733 /* Just print the first byte as a .byte instruction. */
9734 (*info
->fprintf_func
) (info
->stream
, ".byte 0x%x",
9735 (unsigned int) priv
.the_buffer
[0]);
9745 sizeflag
= priv
.orig_sizeflag
;
9747 if (!ckprefix () || rex_used
)
9749 /* Too many prefixes or unused REX prefixes. */
9751 i
< (int) ARRAY_SIZE (all_prefixes
) && all_prefixes
[i
];
9753 (*info
->fprintf_func
) (info
->stream
, "%s%s",
9755 prefix_name (all_prefixes
[i
], sizeflag
));
9761 FETCH_DATA (info
, codep
+ 1);
9762 two_source_ops
= (*codep
== 0x62) || (*codep
== 0xc8);
9764 if (((prefixes
& PREFIX_FWAIT
)
9765 && ((*codep
< 0xd8) || (*codep
> 0xdf))))
9767 /* Handle prefixes before fwait. */
9768 for (i
= 0; i
< fwait_prefix
&& all_prefixes
[i
];
9770 (*info
->fprintf_func
) (info
->stream
, "%s ",
9771 prefix_name (all_prefixes
[i
], sizeflag
));
9772 (*info
->fprintf_func
) (info
->stream
, "fwait");
9778 unsigned char threebyte
;
9781 FETCH_DATA (info
, codep
+ 1);
9783 dp
= &dis386_twobyte
[threebyte
];
9784 need_modrm
= twobyte_has_modrm
[*codep
];
9789 dp
= &dis386
[*codep
];
9790 need_modrm
= onebyte_has_modrm
[*codep
];
9794 /* Save sizeflag for printing the extra prefixes later before updating
9795 it for mnemonic and operand processing. The prefix names depend
9796 only on the address mode. */
9797 orig_sizeflag
= sizeflag
;
9798 if (prefixes
& PREFIX_ADDR
)
9800 if ((prefixes
& PREFIX_DATA
))
9806 FETCH_DATA (info
, codep
+ 1);
9807 modrm
.mod
= (*codep
>> 6) & 3;
9808 modrm
.reg
= (*codep
>> 3) & 7;
9809 modrm
.rm
= *codep
& 7;
9813 memset (&vex
, 0, sizeof (vex
));
9815 if (dp
->name
== NULL
&& dp
->op
[0].bytemode
== FLOATCODE
)
9817 get_sib (info
, sizeflag
);
9822 dp
= get_valid_dis386 (dp
, info
);
9823 if (dp
!= NULL
&& putop (dp
->name
, sizeflag
) == 0)
9825 get_sib (info
, sizeflag
);
9826 for (i
= 0; i
< MAX_OPERANDS
; ++i
)
9829 op_ad
= MAX_OPERANDS
- 1 - i
;
9831 (*dp
->op
[i
].rtn
) (dp
->op
[i
].bytemode
, sizeflag
);
9832 /* For EVEX instruction after the last operand masking
9833 should be printed. */
9834 if (i
== 0 && vex
.evex
)
9836 /* Don't print {%k0}. */
9837 if (vex
.mask_register_specifier
)
9840 oappend (names_mask
[vex
.mask_register_specifier
]);
9850 /* Clear instruction information. */
9853 the_info
->insn_info_valid
= 0;
9854 the_info
->branch_delay_insns
= 0;
9855 the_info
->data_size
= 0;
9856 the_info
->insn_type
= dis_noninsn
;
9857 the_info
->target
= 0;
9858 the_info
->target2
= 0;
9861 /* Reset jump operation indicator. */
9865 int jump_detection
= 0;
9867 /* Extract flags. */
9868 for (i
= 0; i
< MAX_OPERANDS
; ++i
)
9870 if ((dp
->op
[i
].rtn
== OP_J
)
9871 || (dp
->op
[i
].rtn
== OP_indirE
))
9872 jump_detection
|= 1;
9873 else if ((dp
->op
[i
].rtn
== BND_Fixup
)
9874 || (!dp
->op
[i
].rtn
&& !dp
->op
[i
].bytemode
))
9875 jump_detection
|= 2;
9876 else if ((dp
->op
[i
].bytemode
== cond_jump_mode
)
9877 || (dp
->op
[i
].bytemode
== loop_jcxz_mode
))
9878 jump_detection
|= 4;
9881 /* Determine if this is a jump or branch. */
9882 if ((jump_detection
& 0x3) == 0x3)
9885 if (jump_detection
& 0x4)
9886 the_info
->insn_type
= dis_condbranch
;
9888 the_info
->insn_type
=
9889 (dp
->name
&& !strncmp(dp
->name
, "call", 4))
9890 ? dis_jsr
: dis_branch
;
9894 /* If VEX.vvvv and EVEX.vvvv are unused, they must be all 1s, which
9895 are all 0s in inverted form. */
9896 if (need_vex
&& vex
.register_specifier
!= 0)
9898 (*info
->fprintf_func
) (info
->stream
, "(bad)");
9899 return end_codep
- priv
.the_buffer
;
9902 switch (dp
->prefix_requirement
)
9905 /* If only the data prefix is marked as mandatory, its absence renders
9906 the encoding invalid. Most other PREFIX_OPCODE rules still apply. */
9907 if (need_vex
? !vex
.prefix
: !(prefixes
& PREFIX_DATA
))
9909 (*info
->fprintf_func
) (info
->stream
, "(bad)");
9910 return end_codep
- priv
.the_buffer
;
9912 used_prefixes
|= PREFIX_DATA
;
9915 /* If the mandatory PREFIX_REPZ/PREFIX_REPNZ/PREFIX_DATA prefix is
9916 unused, opcode is invalid. Since the PREFIX_DATA prefix may be
9917 used by putop and MMX/SSE operand and may be overridden by the
9918 PREFIX_REPZ/PREFIX_REPNZ fix, we check the PREFIX_DATA prefix
9921 ? vex
.prefix
== REPE_PREFIX_OPCODE
9922 || vex
.prefix
== REPNE_PREFIX_OPCODE
9924 & (PREFIX_REPZ
| PREFIX_REPNZ
)) != 0)
9926 & (PREFIX_REPZ
| PREFIX_REPNZ
)) == 0)
9928 ? vex
.prefix
== DATA_PREFIX_OPCODE
9930 & (PREFIX_REPZ
| PREFIX_REPNZ
| PREFIX_DATA
))
9932 && (used_prefixes
& PREFIX_DATA
) == 0))
9933 || (vex
.evex
&& dp
->prefix_requirement
!= PREFIX_DATA
9934 && !vex
.w
!= !(used_prefixes
& PREFIX_DATA
)))
9936 (*info
->fprintf_func
) (info
->stream
, "(bad)");
9937 return end_codep
- priv
.the_buffer
;
9942 /* Check if the REX prefix is used. */
9943 if ((rex
^ rex_used
) == 0 && !need_vex
&& last_rex_prefix
>= 0)
9944 all_prefixes
[last_rex_prefix
] = 0;
9946 /* Check if the SEG prefix is used. */
9947 if ((prefixes
& (PREFIX_CS
| PREFIX_SS
| PREFIX_DS
| PREFIX_ES
9948 | PREFIX_FS
| PREFIX_GS
)) != 0
9949 && (used_prefixes
& active_seg_prefix
) != 0)
9950 all_prefixes
[last_seg_prefix
] = 0;
9952 /* Check if the ADDR prefix is used. */
9953 if ((prefixes
& PREFIX_ADDR
) != 0
9954 && (used_prefixes
& PREFIX_ADDR
) != 0)
9955 all_prefixes
[last_addr_prefix
] = 0;
9957 /* Check if the DATA prefix is used. */
9958 if ((prefixes
& PREFIX_DATA
) != 0
9959 && (used_prefixes
& PREFIX_DATA
) != 0
9961 all_prefixes
[last_data_prefix
] = 0;
9963 /* Print the extra prefixes. */
9965 for (i
= 0; i
< (int) ARRAY_SIZE (all_prefixes
); i
++)
9966 if (all_prefixes
[i
])
9969 name
= prefix_name (all_prefixes
[i
], orig_sizeflag
);
9972 prefix_length
+= strlen (name
) + 1;
9973 (*info
->fprintf_func
) (info
->stream
, "%s ", name
);
9976 /* Check maximum code length. */
9977 if ((codep
- start_codep
) > MAX_CODE_LENGTH
)
9979 (*info
->fprintf_func
) (info
->stream
, "(bad)");
9980 return MAX_CODE_LENGTH
;
9983 obufp
= mnemonicendp
;
9984 for (i
= strlen (obuf
) + prefix_length
; i
< 6; i
++)
9987 (*info
->fprintf_func
) (info
->stream
, "%s", obuf
);
9989 /* The enter and bound instructions are printed with operands in the same
9990 order as the intel book; everything else is printed in reverse order. */
9991 if (intel_syntax
|| two_source_ops
)
9995 for (i
= 0; i
< MAX_OPERANDS
; ++i
)
9996 op_txt
[i
] = op_out
[i
];
9998 if (intel_syntax
&& dp
&& dp
->op
[2].rtn
== OP_Rounding
9999 && dp
->op
[3].rtn
== OP_E
&& dp
->op
[4].rtn
== NULL
)
10001 op_txt
[2] = op_out
[3];
10002 op_txt
[3] = op_out
[2];
10005 for (i
= 0; i
< (MAX_OPERANDS
>> 1); ++i
)
10007 op_ad
= op_index
[i
];
10008 op_index
[i
] = op_index
[MAX_OPERANDS
- 1 - i
];
10009 op_index
[MAX_OPERANDS
- 1 - i
] = op_ad
;
10010 riprel
= op_riprel
[i
];
10011 op_riprel
[i
] = op_riprel
[MAX_OPERANDS
- 1 - i
];
10012 op_riprel
[MAX_OPERANDS
- 1 - i
] = riprel
;
10017 for (i
= 0; i
< MAX_OPERANDS
; ++i
)
10018 op_txt
[MAX_OPERANDS
- 1 - i
] = op_out
[i
];
10022 for (i
= 0; i
< MAX_OPERANDS
; ++i
)
10026 (*info
->fprintf_func
) (info
->stream
, ",");
10027 if (op_index
[i
] != -1 && !op_riprel
[i
])
10029 bfd_vma target
= (bfd_vma
) op_address
[op_index
[i
]];
10031 if (the_info
&& op_is_jump
)
10033 the_info
->insn_info_valid
= 1;
10034 the_info
->branch_delay_insns
= 0;
10035 the_info
->data_size
= 0;
10036 the_info
->target
= target
;
10037 the_info
->target2
= 0;
10039 (*info
->print_address_func
) (target
, info
);
10042 (*info
->fprintf_func
) (info
->stream
, "%s", op_txt
[i
]);
10046 for (i
= 0; i
< MAX_OPERANDS
; i
++)
10047 if (op_index
[i
] != -1 && op_riprel
[i
])
10049 (*info
->fprintf_func
) (info
->stream
, " # ");
10050 (*info
->print_address_func
) ((bfd_vma
) (start_pc
+ (codep
- start_codep
)
10051 + op_address
[op_index
[i
]]), info
);
10054 return codep
- priv
.the_buffer
;
10057 static const char *float_mem
[] = {
10132 static const unsigned char float_mem_mode
[] = {
10207 #define ST { OP_ST, 0 }
10208 #define STi { OP_STi, 0 }
10210 #define FGRPd9_2 NULL, { { NULL, 1 } }, 0
10211 #define FGRPd9_4 NULL, { { NULL, 2 } }, 0
10212 #define FGRPd9_5 NULL, { { NULL, 3 } }, 0
10213 #define FGRPd9_6 NULL, { { NULL, 4 } }, 0
10214 #define FGRPd9_7 NULL, { { NULL, 5 } }, 0
10215 #define FGRPda_5 NULL, { { NULL, 6 } }, 0
10216 #define FGRPdb_4 NULL, { { NULL, 7 } }, 0
10217 #define FGRPde_3 NULL, { { NULL, 8 } }, 0
10218 #define FGRPdf_4 NULL, { { NULL, 9 } }, 0
10220 static const struct dis386 float_reg
[][8] = {
10223 { "fadd", { ST
, STi
}, 0 },
10224 { "fmul", { ST
, STi
}, 0 },
10225 { "fcom", { STi
}, 0 },
10226 { "fcomp", { STi
}, 0 },
10227 { "fsub", { ST
, STi
}, 0 },
10228 { "fsubr", { ST
, STi
}, 0 },
10229 { "fdiv", { ST
, STi
}, 0 },
10230 { "fdivr", { ST
, STi
}, 0 },
10234 { "fld", { STi
}, 0 },
10235 { "fxch", { STi
}, 0 },
10245 { "fcmovb", { ST
, STi
}, 0 },
10246 { "fcmove", { ST
, STi
}, 0 },
10247 { "fcmovbe",{ ST
, STi
}, 0 },
10248 { "fcmovu", { ST
, STi
}, 0 },
10256 { "fcmovnb",{ ST
, STi
}, 0 },
10257 { "fcmovne",{ ST
, STi
}, 0 },
10258 { "fcmovnbe",{ ST
, STi
}, 0 },
10259 { "fcmovnu",{ ST
, STi
}, 0 },
10261 { "fucomi", { ST
, STi
}, 0 },
10262 { "fcomi", { ST
, STi
}, 0 },
10267 { "fadd", { STi
, ST
}, 0 },
10268 { "fmul", { STi
, ST
}, 0 },
10271 { "fsub{!M|r}", { STi
, ST
}, 0 },
10272 { "fsub{M|}", { STi
, ST
}, 0 },
10273 { "fdiv{!M|r}", { STi
, ST
}, 0 },
10274 { "fdiv{M|}", { STi
, ST
}, 0 },
10278 { "ffree", { STi
}, 0 },
10280 { "fst", { STi
}, 0 },
10281 { "fstp", { STi
}, 0 },
10282 { "fucom", { STi
}, 0 },
10283 { "fucomp", { STi
}, 0 },
10289 { "faddp", { STi
, ST
}, 0 },
10290 { "fmulp", { STi
, ST
}, 0 },
10293 { "fsub{!M|r}p", { STi
, ST
}, 0 },
10294 { "fsub{M|}p", { STi
, ST
}, 0 },
10295 { "fdiv{!M|r}p", { STi
, ST
}, 0 },
10296 { "fdiv{M|}p", { STi
, ST
}, 0 },
10300 { "ffreep", { STi
}, 0 },
10305 { "fucomip", { ST
, STi
}, 0 },
10306 { "fcomip", { ST
, STi
}, 0 },
10311 static char *fgrps
[][8] = {
10314 "(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
10319 "fnop","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
10324 "fchs","fabs","(bad)","(bad)","ftst","fxam","(bad)","(bad)",
10329 "fld1","fldl2t","fldl2e","fldpi","fldlg2","fldln2","fldz","(bad)",
10334 "f2xm1","fyl2x","fptan","fpatan","fxtract","fprem1","fdecstp","fincstp",
10339 "fprem","fyl2xp1","fsqrt","fsincos","frndint","fscale","fsin","fcos",
10344 "(bad)","fucompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
10349 "fNeni(8087 only)","fNdisi(8087 only)","fNclex","fNinit",
10350 "fNsetpm(287 only)","frstpm(287 only)","(bad)","(bad)",
10355 "(bad)","fcompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
10360 "fNstsw","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
10365 swap_operand (void)
10367 mnemonicendp
[0] = '.';
10368 mnemonicendp
[1] = 's';
10373 OP_Skip_MODRM (int bytemode ATTRIBUTE_UNUSED
,
10374 int sizeflag ATTRIBUTE_UNUSED
)
10376 /* Skip mod/rm byte. */
10382 dofloat (int sizeflag
)
10384 const struct dis386
*dp
;
10385 unsigned char floatop
;
10387 floatop
= codep
[-1];
10389 if (modrm
.mod
!= 3)
10391 int fp_indx
= (floatop
- 0xd8) * 8 + modrm
.reg
;
10393 putop (float_mem
[fp_indx
], sizeflag
);
10396 OP_E (float_mem_mode
[fp_indx
], sizeflag
);
10399 /* Skip mod/rm byte. */
10403 dp
= &float_reg
[floatop
- 0xd8][modrm
.reg
];
10404 if (dp
->name
== NULL
)
10406 putop (fgrps
[dp
->op
[0].bytemode
][modrm
.rm
], sizeflag
);
10408 /* Instruction fnstsw is only one with strange arg. */
10409 if (floatop
== 0xdf && codep
[-1] == 0xe0)
10410 strcpy (op_out
[0], names16
[0]);
10414 putop (dp
->name
, sizeflag
);
10419 (*dp
->op
[0].rtn
) (dp
->op
[0].bytemode
, sizeflag
);
10424 (*dp
->op
[1].rtn
) (dp
->op
[1].bytemode
, sizeflag
);
10428 /* Like oappend (below), but S is a string starting with '%'.
10429 In Intel syntax, the '%' is elided. */
10431 oappend_maybe_intel (const char *s
)
10433 oappend (s
+ intel_syntax
);
10437 OP_ST (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
10439 oappend_maybe_intel ("%st");
10443 OP_STi (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
10445 sprintf (scratchbuf
, "%%st(%d)", modrm
.rm
);
10446 oappend_maybe_intel (scratchbuf
);
10449 /* Capital letters in template are macros. */
10451 putop (const char *in_template
, int sizeflag
)
10456 unsigned int l
= 0, len
= 0;
10459 for (p
= in_template
; *p
; p
++)
10463 if (l
>= sizeof (last
) || !ISUPPER (*p
))
10482 while (*++p
!= '|')
10483 if (*p
== '}' || *p
== '\0')
10489 while (*++p
!= '}')
10501 if (modrm
.mod
!= 3 || (sizeflag
& SUFFIX_ALWAYS
))
10510 if (sizeflag
& SUFFIX_ALWAYS
)
10513 else if (l
== 1 && last
[0] == 'L')
10515 if (address_mode
== mode_64bit
10516 && !(prefixes
& PREFIX_ADDR
))
10529 if (intel_syntax
&& !alt
)
10531 if ((prefixes
& PREFIX_DATA
) || (sizeflag
& SUFFIX_ALWAYS
))
10533 if (sizeflag
& DFLAG
)
10534 *obufp
++ = intel_syntax
? 'd' : 'l';
10536 *obufp
++ = intel_syntax
? 'w' : 's';
10537 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10541 if (intel_syntax
|| !(sizeflag
& SUFFIX_ALWAYS
))
10544 if (modrm
.mod
== 3)
10550 if (sizeflag
& DFLAG
)
10551 *obufp
++ = intel_syntax
? 'd' : 'l';
10554 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10560 case 'E': /* For jcxz/jecxz */
10561 if (address_mode
== mode_64bit
)
10563 if (sizeflag
& AFLAG
)
10569 if (sizeflag
& AFLAG
)
10571 used_prefixes
|= (prefixes
& PREFIX_ADDR
);
10576 if ((prefixes
& PREFIX_ADDR
) || (sizeflag
& SUFFIX_ALWAYS
))
10578 if (sizeflag
& AFLAG
)
10579 *obufp
++ = address_mode
== mode_64bit
? 'q' : 'l';
10581 *obufp
++ = address_mode
== mode_64bit
? 'l' : 'w';
10582 used_prefixes
|= (prefixes
& PREFIX_ADDR
);
10586 if (intel_syntax
|| (obufp
[-1] != 's' && !(sizeflag
& SUFFIX_ALWAYS
)))
10588 if ((rex
& REX_W
) || (sizeflag
& DFLAG
))
10592 if (!(rex
& REX_W
))
10593 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10598 if ((prefixes
& (PREFIX_CS
| PREFIX_DS
)) == PREFIX_CS
10599 || (prefixes
& (PREFIX_CS
| PREFIX_DS
)) == PREFIX_DS
)
10601 used_prefixes
|= prefixes
& (PREFIX_CS
| PREFIX_DS
);
10604 if (prefixes
& PREFIX_DS
)
10620 if (intel_mnemonic
!= cond
)
10624 if ((prefixes
& PREFIX_FWAIT
) == 0)
10627 used_prefixes
|= PREFIX_FWAIT
;
10633 else if (intel_syntax
&& (sizeflag
& DFLAG
))
10637 if (!(rex
& REX_W
))
10638 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10642 && address_mode
== mode_64bit
10643 && isa64
== intel64
)
10648 /* Fall through. */
10651 && address_mode
== mode_64bit
10652 && ((sizeflag
& DFLAG
) || (rex
& REX_W
)))
10657 /* Fall through. */
10665 if ((rex
& REX_W
) == 0
10666 && (prefixes
& PREFIX_DATA
))
10668 if ((sizeflag
& DFLAG
) == 0)
10670 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10674 if ((prefixes
& PREFIX_DATA
)
10676 || (sizeflag
& SUFFIX_ALWAYS
))
10683 if (sizeflag
& DFLAG
)
10687 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10691 else if (l
== 1 && last
[0] == 'L')
10693 if ((prefixes
& PREFIX_DATA
)
10695 || (sizeflag
& SUFFIX_ALWAYS
))
10702 if (sizeflag
& DFLAG
)
10703 *obufp
++ = intel_syntax
? 'd' : 'l';
10706 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10716 if (address_mode
== mode_64bit
10717 && ((sizeflag
& DFLAG
) || (rex
& REX_W
)))
10719 if (modrm
.mod
!= 3 || (sizeflag
& SUFFIX_ALWAYS
))
10723 /* Fall through. */
10729 if (intel_syntax
&& !alt
)
10732 if (modrm
.mod
!= 3 || (sizeflag
& SUFFIX_ALWAYS
))
10738 if (sizeflag
& DFLAG
)
10739 *obufp
++ = intel_syntax
? 'd' : 'l';
10742 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10746 else if (l
== 1 && last
[0] == 'D')
10747 *obufp
++ = vex
.w
? 'q' : 'd';
10748 else if (l
== 1 && last
[0] == 'L')
10750 if (cond
? modrm
.mod
== 3 && !(sizeflag
& SUFFIX_ALWAYS
)
10751 : address_mode
!= mode_64bit
)
10758 else if((address_mode
== mode_64bit
&& need_modrm
&& cond
)
10759 || (sizeflag
& SUFFIX_ALWAYS
))
10760 *obufp
++ = intel_syntax
? 'd' : 'l';
10769 else if (sizeflag
& DFLAG
)
10778 if (intel_syntax
&& !p
[1]
10779 && ((rex
& REX_W
) || (sizeflag
& DFLAG
)))
10781 if (!(rex
& REX_W
))
10782 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10789 if (address_mode
== mode_64bit
10790 && ((sizeflag
& DFLAG
) || (rex
& REX_W
)))
10792 if (sizeflag
& SUFFIX_ALWAYS
)
10797 else if (l
== 1 && last
[0] == 'L')
10808 /* Fall through. */
10816 if (sizeflag
& SUFFIX_ALWAYS
)
10822 if (sizeflag
& DFLAG
)
10826 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10830 else if (l
== 1 && last
[0] == 'L')
10832 if (address_mode
== mode_64bit
10833 && !(prefixes
& PREFIX_ADDR
))
10849 ? vex
.prefix
== DATA_PREFIX_OPCODE
10850 : prefixes
& PREFIX_DATA
)
10853 used_prefixes
|= PREFIX_DATA
;
10859 if (l
== 1 && last
[0] == 'X')
10864 || ((modrm
.mod
== 3 || vex
.b
) && !(sizeflag
& SUFFIX_ALWAYS
)))
10866 switch (vex
.length
)
10886 /* These insns ignore ModR/M.mod: Force it to 3 for OP_E(). */
10888 if (!intel_syntax
&& (sizeflag
& SUFFIX_ALWAYS
))
10889 *obufp
++ = address_mode
== mode_64bit
? 'q' : 'l';
10891 else if (l
== 1 && last
[0] == 'X')
10893 if (!need_vex
|| !vex
.evex
)
10896 || ((modrm
.mod
== 3 || vex
.b
) && !(sizeflag
& SUFFIX_ALWAYS
)))
10898 switch (vex
.length
)
10919 /* operand size flag for cwtl, cbtw */
10928 else if (sizeflag
& DFLAG
)
10932 if (!(rex
& REX_W
))
10933 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10939 if (last
[0] == 'X')
10940 *obufp
++ = vex
.w
? 'd': 's';
10941 else if (last
[0] == 'B')
10942 *obufp
++ = vex
.w
? 'w': 'b';
10952 if (isa64
== intel64
&& (rex
& REX_W
))
10958 if ((prefixes
& PREFIX_DATA
) || (sizeflag
& SUFFIX_ALWAYS
))
10960 if (sizeflag
& DFLAG
)
10964 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10970 if (address_mode
== mode_64bit
10971 && (isa64
== intel64
10972 || ((sizeflag
& DFLAG
) || (rex
& REX_W
))))
10974 else if ((prefixes
& PREFIX_DATA
))
10976 if (!(sizeflag
& DFLAG
))
10978 used_prefixes
|= (prefixes
& PREFIX_DATA
);
10987 mnemonicendp
= obufp
;
10992 oappend (const char *s
)
10994 obufp
= stpcpy (obufp
, s
);
11000 /* Only print the active segment register. */
11001 if (!active_seg_prefix
)
11004 used_prefixes
|= active_seg_prefix
;
11005 switch (active_seg_prefix
)
11008 oappend_maybe_intel ("%cs:");
11011 oappend_maybe_intel ("%ds:");
11014 oappend_maybe_intel ("%ss:");
11017 oappend_maybe_intel ("%es:");
11020 oappend_maybe_intel ("%fs:");
11023 oappend_maybe_intel ("%gs:");
11031 OP_indirE (int bytemode
, int sizeflag
)
11035 OP_E (bytemode
, sizeflag
);
11039 print_operand_value (char *buf
, int hex
, bfd_vma disp
)
11041 if (address_mode
== mode_64bit
)
11049 sprintf_vma (tmp
, disp
);
11050 for (i
= 0; tmp
[i
] == '0' && tmp
[i
+ 1]; i
++);
11051 strcpy (buf
+ 2, tmp
+ i
);
11055 bfd_signed_vma v
= disp
;
11062 /* Check for possible overflow on 0x8000000000000000. */
11065 strcpy (buf
, "9223372036854775808");
11079 tmp
[28 - i
] = (v
% 10) + '0';
11083 strcpy (buf
, tmp
+ 29 - i
);
11089 sprintf (buf
, "0x%x", (unsigned int) disp
);
11091 sprintf (buf
, "%d", (int) disp
);
11095 /* Put DISP in BUF as signed hex number. */
11098 print_displacement (char *buf
, bfd_vma disp
)
11100 bfd_signed_vma val
= disp
;
11109 /* Check for possible overflow. */
11112 switch (address_mode
)
11115 strcpy (buf
+ j
, "0x8000000000000000");
11118 strcpy (buf
+ j
, "0x80000000");
11121 strcpy (buf
+ j
, "0x8000");
11131 sprintf_vma (tmp
, (bfd_vma
) val
);
11132 for (i
= 0; tmp
[i
] == '0'; i
++)
11134 if (tmp
[i
] == '\0')
11136 strcpy (buf
+ j
, tmp
+ i
);
11140 intel_operand_size (int bytemode
, int sizeflag
)
11144 && (bytemode
== x_mode
11145 || bytemode
== evex_half_bcst_xmmq_mode
))
11148 oappend ("QWORD PTR ");
11150 oappend ("DWORD PTR ");
11159 oappend ("BYTE PTR ");
11164 oappend ("WORD PTR ");
11167 if (address_mode
== mode_64bit
&& isa64
== intel64
)
11169 oappend ("QWORD PTR ");
11172 /* Fall through. */
11174 if (address_mode
== mode_64bit
&& ((sizeflag
& DFLAG
) || (rex
& REX_W
)))
11176 oappend ("QWORD PTR ");
11179 /* Fall through. */
11185 oappend ("QWORD PTR ");
11186 else if (bytemode
== dq_mode
)
11187 oappend ("DWORD PTR ");
11190 if (sizeflag
& DFLAG
)
11191 oappend ("DWORD PTR ");
11193 oappend ("WORD PTR ");
11194 used_prefixes
|= (prefixes
& PREFIX_DATA
);
11198 if ((rex
& REX_W
) || (sizeflag
& DFLAG
))
11200 oappend ("WORD PTR ");
11201 if (!(rex
& REX_W
))
11202 used_prefixes
|= (prefixes
& PREFIX_DATA
);
11205 if (sizeflag
& DFLAG
)
11206 oappend ("QWORD PTR ");
11208 oappend ("DWORD PTR ");
11209 used_prefixes
|= (prefixes
& PREFIX_DATA
);
11212 if (!(sizeflag
& DFLAG
) && isa64
== intel64
)
11213 oappend ("WORD PTR ");
11215 oappend ("DWORD PTR ");
11216 used_prefixes
|= (prefixes
& PREFIX_DATA
);
11221 oappend ("DWORD PTR ");
11225 oappend ("QWORD PTR ");
11228 if (address_mode
== mode_64bit
)
11229 oappend ("QWORD PTR ");
11231 oappend ("DWORD PTR ");
11234 if (sizeflag
& DFLAG
)
11235 oappend ("FWORD PTR ");
11237 oappend ("DWORD PTR ");
11238 used_prefixes
|= (prefixes
& PREFIX_DATA
);
11241 oappend ("TBYTE PTR ");
11245 case evex_x_gscat_mode
:
11246 case evex_x_nobcst_mode
:
11250 switch (vex
.length
)
11253 oappend ("XMMWORD PTR ");
11256 oappend ("YMMWORD PTR ");
11259 oappend ("ZMMWORD PTR ");
11266 oappend ("XMMWORD PTR ");
11269 oappend ("XMMWORD PTR ");
11272 oappend ("YMMWORD PTR ");
11275 case evex_half_bcst_xmmq_mode
:
11279 switch (vex
.length
)
11282 oappend ("QWORD PTR ");
11285 oappend ("XMMWORD PTR ");
11288 oappend ("YMMWORD PTR ");
11298 switch (vex
.length
)
11303 oappend ("BYTE PTR ");
11313 switch (vex
.length
)
11318 oappend ("WORD PTR ");
11328 switch (vex
.length
)
11333 oappend ("DWORD PTR ");
11343 switch (vex
.length
)
11348 oappend ("QWORD PTR ");
11358 switch (vex
.length
)
11361 oappend ("WORD PTR ");
11364 oappend ("DWORD PTR ");
11367 oappend ("QWORD PTR ");
11377 switch (vex
.length
)
11380 oappend ("DWORD PTR ");
11383 oappend ("QWORD PTR ");
11386 oappend ("XMMWORD PTR ");
11396 switch (vex
.length
)
11399 oappend ("QWORD PTR ");
11402 oappend ("YMMWORD PTR ");
11405 oappend ("ZMMWORD PTR ");
11415 switch (vex
.length
)
11419 oappend ("XMMWORD PTR ");
11426 oappend ("OWORD PTR ");
11428 case vex_scalar_w_dq_mode
:
11433 oappend ("QWORD PTR ");
11435 oappend ("DWORD PTR ");
11437 case vex_vsib_d_w_dq_mode
:
11438 case vex_vsib_q_w_dq_mode
:
11445 oappend ("QWORD PTR ");
11447 oappend ("DWORD PTR ");
11451 switch (vex
.length
)
11454 oappend ("XMMWORD PTR ");
11457 oappend ("YMMWORD PTR ");
11460 oappend ("ZMMWORD PTR ");
11467 case vex_vsib_q_w_d_mode
:
11468 case vex_vsib_d_w_d_mode
:
11469 if (!need_vex
|| !vex
.evex
)
11472 switch (vex
.length
)
11475 oappend ("QWORD PTR ");
11478 oappend ("XMMWORD PTR ");
11481 oappend ("YMMWORD PTR ");
11489 if (!need_vex
|| vex
.length
!= 128)
11492 oappend ("DWORD PTR ");
11494 oappend ("BYTE PTR ");
11500 oappend ("QWORD PTR ");
11502 oappend ("WORD PTR ");
11512 OP_E_register (int bytemode
, int sizeflag
)
11514 int reg
= modrm
.rm
;
11515 const char **names
;
11521 if ((sizeflag
& SUFFIX_ALWAYS
)
11522 && (bytemode
== b_swap_mode
11523 || bytemode
== bnd_swap_mode
11524 || bytemode
== v_swap_mode
))
11551 names
= address_mode
== mode_64bit
? names64
: names32
;
11554 case bnd_swap_mode
:
11563 if (address_mode
== mode_64bit
&& isa64
== intel64
)
11568 /* Fall through. */
11570 if (address_mode
== mode_64bit
&& ((sizeflag
& DFLAG
) || (rex
& REX_W
)))
11576 /* Fall through. */
11586 else if (bytemode
!= v_mode
&& bytemode
!= v_swap_mode
)
11590 if (sizeflag
& DFLAG
)
11594 used_prefixes
|= (prefixes
& PREFIX_DATA
);
11598 if (!(sizeflag
& DFLAG
) && isa64
== intel64
)
11602 used_prefixes
|= (prefixes
& PREFIX_DATA
);
11605 names
= (address_mode
== mode_64bit
11606 ? names64
: names32
);
11607 if (!(prefixes
& PREFIX_ADDR
))
11608 names
= (address_mode
== mode_16bit
11609 ? names16
: names
);
11612 /* Remove "addr16/addr32". */
11613 all_prefixes
[last_addr_prefix
] = 0;
11614 names
= (address_mode
!= mode_32bit
11615 ? names32
: names16
);
11616 used_prefixes
|= PREFIX_ADDR
;
11626 names
= names_mask
;
11631 oappend (INTERNAL_DISASSEMBLER_ERROR
);
11634 oappend (names
[reg
]);
11638 OP_E_memory (int bytemode
, int sizeflag
)
11641 int add
= (rex
& REX_B
) ? 8 : 0;
11647 /* In EVEX, if operand doesn't allow broadcast, vex.b should be 0. */
11649 && bytemode
!= x_mode
11650 && bytemode
!= xmmq_mode
11651 && bytemode
!= evex_half_bcst_xmmq_mode
)
11669 if (address_mode
!= mode_64bit
)
11679 case vex_scalar_w_dq_mode
:
11680 case vex_vsib_d_w_dq_mode
:
11681 case vex_vsib_d_w_d_mode
:
11682 case vex_vsib_q_w_dq_mode
:
11683 case vex_vsib_q_w_d_mode
:
11684 case evex_x_gscat_mode
:
11685 shift
= vex
.w
? 3 : 2;
11688 case evex_half_bcst_xmmq_mode
:
11692 shift
= vex
.w
? 3 : 2;
11695 /* Fall through. */
11699 case evex_x_nobcst_mode
:
11701 switch (vex
.length
)
11715 /* Make necessary corrections to shift for modes that need it. */
11716 if (bytemode
== xmmq_mode
11717 || bytemode
== evex_half_bcst_xmmq_mode
11718 || (bytemode
== ymmq_mode
&& vex
.length
== 128))
11720 else if (bytemode
== xmmqd_mode
)
11722 else if (bytemode
== xmmdw_mode
)
11737 shift
= vex
.w
? 1 : 0;
11748 intel_operand_size (bytemode
, sizeflag
);
11751 if ((sizeflag
& AFLAG
) || address_mode
== mode_64bit
)
11753 /* 32/64 bit address mode */
11763 int addr32flag
= !((sizeflag
& AFLAG
)
11764 || bytemode
== v_bnd_mode
11765 || bytemode
== v_bndmk_mode
11766 || bytemode
== bnd_mode
11767 || bytemode
== bnd_swap_mode
);
11768 const char **indexes64
= names64
;
11769 const char **indexes32
= names32
;
11779 vindex
= sib
.index
;
11785 case vex_vsib_d_w_dq_mode
:
11786 case vex_vsib_d_w_d_mode
:
11787 case vex_vsib_q_w_dq_mode
:
11788 case vex_vsib_q_w_d_mode
:
11798 switch (vex
.length
)
11801 indexes64
= indexes32
= names_xmm
;
11805 || bytemode
== vex_vsib_q_w_dq_mode
11806 || bytemode
== vex_vsib_q_w_d_mode
)
11807 indexes64
= indexes32
= names_ymm
;
11809 indexes64
= indexes32
= names_xmm
;
11813 || bytemode
== vex_vsib_q_w_dq_mode
11814 || bytemode
== vex_vsib_q_w_d_mode
)
11815 indexes64
= indexes32
= names_zmm
;
11817 indexes64
= indexes32
= names_ymm
;
11824 haveindex
= vindex
!= 4;
11833 /* mandatory non-vector SIB must have sib */
11834 if (bytemode
== vex_sibmem_mode
)
11840 rbase
= base
+ add
;
11848 if (address_mode
== mode_64bit
&& !havesib
)
11851 if (riprel
&& bytemode
== v_bndmk_mode
)
11859 FETCH_DATA (the_info
, codep
+ 1);
11861 if ((disp
& 0x80) != 0)
11863 if (vex
.evex
&& shift
> 0)
11876 && address_mode
!= mode_16bit
)
11878 if (address_mode
== mode_64bit
)
11880 /* Display eiz instead of addr32. */
11881 needindex
= addr32flag
;
11886 /* In 32-bit mode, we need index register to tell [offset]
11887 from [eiz*1 + offset]. */
11892 havedisp
= (havebase
11894 || (havesib
&& (haveindex
|| scale
!= 0)));
11897 if (modrm
.mod
!= 0 || base
== 5)
11899 if (havedisp
|| riprel
)
11900 print_displacement (scratchbuf
, disp
);
11902 print_operand_value (scratchbuf
, 1, disp
);
11903 oappend (scratchbuf
);
11907 oappend (!addr32flag
? "(%rip)" : "(%eip)");
11911 if ((havebase
|| haveindex
|| needindex
|| needaddr32
|| riprel
)
11912 && (address_mode
!= mode_64bit
11913 || ((bytemode
!= v_bnd_mode
)
11914 && (bytemode
!= v_bndmk_mode
)
11915 && (bytemode
!= bnd_mode
)
11916 && (bytemode
!= bnd_swap_mode
))))
11917 used_prefixes
|= PREFIX_ADDR
;
11919 if (havedisp
|| (intel_syntax
&& riprel
))
11921 *obufp
++ = open_char
;
11922 if (intel_syntax
&& riprel
)
11925 oappend (!addr32flag
? "rip" : "eip");
11929 oappend (address_mode
== mode_64bit
&& !addr32flag
11930 ? names64
[rbase
] : names32
[rbase
]);
11933 /* ESP/RSP won't allow index. If base isn't ESP/RSP,
11934 print index to tell base + index from base. */
11938 || (havebase
&& base
!= ESP_REG_NUM
))
11940 if (!intel_syntax
|| havebase
)
11942 *obufp
++ = separator_char
;
11946 oappend (address_mode
== mode_64bit
&& !addr32flag
11947 ? indexes64
[vindex
] : indexes32
[vindex
]);
11949 oappend (address_mode
== mode_64bit
&& !addr32flag
11950 ? index64
: index32
);
11952 *obufp
++ = scale_char
;
11954 sprintf (scratchbuf
, "%d", 1 << scale
);
11955 oappend (scratchbuf
);
11959 && (disp
|| modrm
.mod
!= 0 || base
== 5))
11961 if (!havedisp
|| (bfd_signed_vma
) disp
>= 0)
11966 else if (modrm
.mod
!= 1 && disp
!= -disp
)
11970 disp
= - (bfd_signed_vma
) disp
;
11974 print_displacement (scratchbuf
, disp
);
11976 print_operand_value (scratchbuf
, 1, disp
);
11977 oappend (scratchbuf
);
11980 *obufp
++ = close_char
;
11983 else if (intel_syntax
)
11985 if (modrm
.mod
!= 0 || base
== 5)
11987 if (!active_seg_prefix
)
11989 oappend (names_seg
[ds_reg
- es_reg
]);
11992 print_operand_value (scratchbuf
, 1, disp
);
11993 oappend (scratchbuf
);
11997 else if (bytemode
== v_bnd_mode
11998 || bytemode
== v_bndmk_mode
11999 || bytemode
== bnd_mode
12000 || bytemode
== bnd_swap_mode
)
12007 /* 16 bit address mode */
12008 used_prefixes
|= prefixes
& PREFIX_ADDR
;
12015 if ((disp
& 0x8000) != 0)
12020 FETCH_DATA (the_info
, codep
+ 1);
12022 if ((disp
& 0x80) != 0)
12024 if (vex
.evex
&& shift
> 0)
12029 if ((disp
& 0x8000) != 0)
12035 if (modrm
.mod
!= 0 || modrm
.rm
== 6)
12037 print_displacement (scratchbuf
, disp
);
12038 oappend (scratchbuf
);
12041 if (modrm
.mod
!= 0 || modrm
.rm
!= 6)
12043 *obufp
++ = open_char
;
12045 oappend (index16
[modrm
.rm
]);
12047 && (disp
|| modrm
.mod
!= 0 || modrm
.rm
== 6))
12049 if ((bfd_signed_vma
) disp
>= 0)
12054 else if (modrm
.mod
!= 1)
12058 disp
= - (bfd_signed_vma
) disp
;
12061 print_displacement (scratchbuf
, disp
);
12062 oappend (scratchbuf
);
12065 *obufp
++ = close_char
;
12068 else if (intel_syntax
)
12070 if (!active_seg_prefix
)
12072 oappend (names_seg
[ds_reg
- es_reg
]);
12075 print_operand_value (scratchbuf
, 1, disp
& 0xffff);
12076 oappend (scratchbuf
);
12079 if (vex
.evex
&& vex
.b
12080 && (bytemode
== x_mode
12081 || bytemode
== xmmq_mode
12082 || bytemode
== evex_half_bcst_xmmq_mode
))
12085 || bytemode
== xmmq_mode
12086 || bytemode
== evex_half_bcst_xmmq_mode
)
12088 switch (vex
.length
)
12091 oappend ("{1to2}");
12094 oappend ("{1to4}");
12097 oappend ("{1to8}");
12105 switch (vex
.length
)
12108 oappend ("{1to4}");
12111 oappend ("{1to8}");
12114 oappend ("{1to16}");
12124 OP_E (int bytemode
, int sizeflag
)
12126 /* Skip mod/rm byte. */
12130 if (modrm
.mod
== 3)
12131 OP_E_register (bytemode
, sizeflag
);
12133 OP_E_memory (bytemode
, sizeflag
);
12137 OP_G (int bytemode
, int sizeflag
)
12140 const char **names
;
12150 oappend (names8rex
[modrm
.reg
+ add
]);
12152 oappend (names8
[modrm
.reg
+ add
]);
12155 oappend (names16
[modrm
.reg
+ add
]);
12160 oappend (names32
[modrm
.reg
+ add
]);
12163 oappend (names64
[modrm
.reg
+ add
]);
12166 if (modrm
.reg
> 0x3)
12171 oappend (names_bnd
[modrm
.reg
]);
12181 oappend (names64
[modrm
.reg
+ add
]);
12182 else if (bytemode
!= v_mode
&& bytemode
!= movsxd_mode
)
12183 oappend (names32
[modrm
.reg
+ add
]);
12186 if (sizeflag
& DFLAG
)
12187 oappend (names32
[modrm
.reg
+ add
]);
12189 oappend (names16
[modrm
.reg
+ add
]);
12190 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12194 names
= (address_mode
== mode_64bit
12195 ? names64
: names32
);
12196 if (!(prefixes
& PREFIX_ADDR
))
12198 if (address_mode
== mode_16bit
)
12203 /* Remove "addr16/addr32". */
12204 all_prefixes
[last_addr_prefix
] = 0;
12205 names
= (address_mode
!= mode_32bit
12206 ? names32
: names16
);
12207 used_prefixes
|= PREFIX_ADDR
;
12209 oappend (names
[modrm
.reg
+ add
]);
12212 if (address_mode
== mode_64bit
)
12213 oappend (names64
[modrm
.reg
+ add
]);
12215 oappend (names32
[modrm
.reg
+ add
]);
12219 if ((modrm
.reg
+ add
) > 0x7)
12224 oappend (names_mask
[modrm
.reg
+ add
]);
12227 oappend (INTERNAL_DISASSEMBLER_ERROR
);
12240 FETCH_DATA (the_info
, codep
+ 8);
12241 a
= *codep
++ & 0xff;
12242 a
|= (*codep
++ & 0xff) << 8;
12243 a
|= (*codep
++ & 0xff) << 16;
12244 a
|= (*codep
++ & 0xffu
) << 24;
12245 b
= *codep
++ & 0xff;
12246 b
|= (*codep
++ & 0xff) << 8;
12247 b
|= (*codep
++ & 0xff) << 16;
12248 b
|= (*codep
++ & 0xffu
) << 24;
12249 x
= a
+ ((bfd_vma
) b
<< 32);
12257 static bfd_signed_vma
12260 bfd_signed_vma x
= 0;
12262 FETCH_DATA (the_info
, codep
+ 4);
12263 x
= *codep
++ & (bfd_signed_vma
) 0xff;
12264 x
|= (*codep
++ & (bfd_signed_vma
) 0xff) << 8;
12265 x
|= (*codep
++ & (bfd_signed_vma
) 0xff) << 16;
12266 x
|= (*codep
++ & (bfd_signed_vma
) 0xff) << 24;
12270 static bfd_signed_vma
12273 bfd_signed_vma x
= 0;
12275 FETCH_DATA (the_info
, codep
+ 4);
12276 x
= *codep
++ & (bfd_signed_vma
) 0xff;
12277 x
|= (*codep
++ & (bfd_signed_vma
) 0xff) << 8;
12278 x
|= (*codep
++ & (bfd_signed_vma
) 0xff) << 16;
12279 x
|= (*codep
++ & (bfd_signed_vma
) 0xff) << 24;
12281 x
= (x
^ ((bfd_signed_vma
) 1 << 31)) - ((bfd_signed_vma
) 1 << 31);
12291 FETCH_DATA (the_info
, codep
+ 2);
12292 x
= *codep
++ & 0xff;
12293 x
|= (*codep
++ & 0xff) << 8;
12298 set_op (bfd_vma op
, int riprel
)
12300 op_index
[op_ad
] = op_ad
;
12301 if (address_mode
== mode_64bit
)
12303 op_address
[op_ad
] = op
;
12304 op_riprel
[op_ad
] = riprel
;
12308 /* Mask to get a 32-bit address. */
12309 op_address
[op_ad
] = op
& 0xffffffff;
12310 op_riprel
[op_ad
] = riprel
& 0xffffffff;
12315 OP_REG (int code
, int sizeflag
)
12322 case es_reg
: case ss_reg
: case cs_reg
:
12323 case ds_reg
: case fs_reg
: case gs_reg
:
12324 oappend (names_seg
[code
- es_reg
]);
12336 case ax_reg
: case cx_reg
: case dx_reg
: case bx_reg
:
12337 case sp_reg
: case bp_reg
: case si_reg
: case di_reg
:
12338 s
= names16
[code
- ax_reg
+ add
];
12340 case ah_reg
: case ch_reg
: case dh_reg
: case bh_reg
:
12342 /* Fall through. */
12343 case al_reg
: case cl_reg
: case dl_reg
: case bl_reg
:
12345 s
= names8rex
[code
- al_reg
+ add
];
12347 s
= names8
[code
- al_reg
];
12349 case rAX_reg
: case rCX_reg
: case rDX_reg
: case rBX_reg
:
12350 case rSP_reg
: case rBP_reg
: case rSI_reg
: case rDI_reg
:
12351 if (address_mode
== mode_64bit
12352 && ((sizeflag
& DFLAG
) || (rex
& REX_W
)))
12354 s
= names64
[code
- rAX_reg
+ add
];
12357 code
+= eAX_reg
- rAX_reg
;
12358 /* Fall through. */
12359 case eAX_reg
: case eCX_reg
: case eDX_reg
: case eBX_reg
:
12360 case eSP_reg
: case eBP_reg
: case eSI_reg
: case eDI_reg
:
12363 s
= names64
[code
- eAX_reg
+ add
];
12366 if (sizeflag
& DFLAG
)
12367 s
= names32
[code
- eAX_reg
+ add
];
12369 s
= names16
[code
- eAX_reg
+ add
];
12370 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12374 s
= INTERNAL_DISASSEMBLER_ERROR
;
12381 OP_IMREG (int code
, int sizeflag
)
12393 case al_reg
: case cl_reg
:
12394 s
= names8
[code
- al_reg
];
12403 /* Fall through. */
12404 case z_mode_ax_reg
:
12405 if ((rex
& REX_W
) || (sizeflag
& DFLAG
))
12409 if (!(rex
& REX_W
))
12410 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12413 s
= INTERNAL_DISASSEMBLER_ERROR
;
12420 OP_I (int bytemode
, int sizeflag
)
12423 bfd_signed_vma mask
= -1;
12428 FETCH_DATA (the_info
, codep
+ 1);
12438 if (sizeflag
& DFLAG
)
12448 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12464 oappend (INTERNAL_DISASSEMBLER_ERROR
);
12469 scratchbuf
[0] = '$';
12470 print_operand_value (scratchbuf
+ 1, 1, op
);
12471 oappend_maybe_intel (scratchbuf
);
12472 scratchbuf
[0] = '\0';
12476 OP_I64 (int bytemode
, int sizeflag
)
12478 if (bytemode
!= v_mode
|| address_mode
!= mode_64bit
|| !(rex
& REX_W
))
12480 OP_I (bytemode
, sizeflag
);
12486 scratchbuf
[0] = '$';
12487 print_operand_value (scratchbuf
+ 1, 1, get64 ());
12488 oappend_maybe_intel (scratchbuf
);
12489 scratchbuf
[0] = '\0';
12493 OP_sI (int bytemode
, int sizeflag
)
12501 FETCH_DATA (the_info
, codep
+ 1);
12503 if ((op
& 0x80) != 0)
12505 if (bytemode
== b_T_mode
)
12507 if (address_mode
!= mode_64bit
12508 || !((sizeflag
& DFLAG
) || (rex
& REX_W
)))
12510 /* The operand-size prefix is overridden by a REX prefix. */
12511 if ((sizeflag
& DFLAG
) || (rex
& REX_W
))
12519 if (!(rex
& REX_W
))
12521 if (sizeflag
& DFLAG
)
12529 /* The operand-size prefix is overridden by a REX prefix. */
12530 if ((sizeflag
& DFLAG
) || (rex
& REX_W
))
12536 oappend (INTERNAL_DISASSEMBLER_ERROR
);
12540 scratchbuf
[0] = '$';
12541 print_operand_value (scratchbuf
+ 1, 1, op
);
12542 oappend_maybe_intel (scratchbuf
);
12546 OP_J (int bytemode
, int sizeflag
)
12550 bfd_vma segment
= 0;
12555 FETCH_DATA (the_info
, codep
+ 1);
12557 if ((disp
& 0x80) != 0)
12561 if (isa64
!= intel64
)
12564 if ((sizeflag
& DFLAG
)
12565 || (address_mode
== mode_64bit
12566 && ((isa64
== intel64
&& bytemode
!= dqw_mode
)
12567 || (rex
& REX_W
))))
12572 if ((disp
& 0x8000) != 0)
12574 /* In 16bit mode, address is wrapped around at 64k within
12575 the same segment. Otherwise, a data16 prefix on a jump
12576 instruction means that the pc is masked to 16 bits after
12577 the displacement is added! */
12579 if ((prefixes
& PREFIX_DATA
) == 0)
12580 segment
= ((start_pc
+ (codep
- start_codep
))
12581 & ~((bfd_vma
) 0xffff));
12583 if (address_mode
!= mode_64bit
12584 || (isa64
!= intel64
&& !(rex
& REX_W
)))
12585 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12588 oappend (INTERNAL_DISASSEMBLER_ERROR
);
12591 disp
= ((start_pc
+ (codep
- start_codep
) + disp
) & mask
) | segment
;
12593 print_operand_value (scratchbuf
, 1, disp
);
12594 oappend (scratchbuf
);
12598 OP_SEG (int bytemode
, int sizeflag
)
12600 if (bytemode
== w_mode
)
12601 oappend (names_seg
[modrm
.reg
]);
12603 OP_E (modrm
.mod
== 3 ? bytemode
: w_mode
, sizeflag
);
12607 OP_DIR (int dummy ATTRIBUTE_UNUSED
, int sizeflag
)
12611 if (sizeflag
& DFLAG
)
12621 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12623 sprintf (scratchbuf
, "0x%x:0x%x", seg
, offset
);
12625 sprintf (scratchbuf
, "$0x%x,$0x%x", seg
, offset
);
12626 oappend (scratchbuf
);
12630 OP_OFF (int bytemode
, int sizeflag
)
12634 if (intel_syntax
&& (sizeflag
& SUFFIX_ALWAYS
))
12635 intel_operand_size (bytemode
, sizeflag
);
12638 if ((sizeflag
& AFLAG
) || address_mode
== mode_64bit
)
12645 if (!active_seg_prefix
)
12647 oappend (names_seg
[ds_reg
- es_reg
]);
12651 print_operand_value (scratchbuf
, 1, off
);
12652 oappend (scratchbuf
);
12656 OP_OFF64 (int bytemode
, int sizeflag
)
12660 if (address_mode
!= mode_64bit
12661 || (prefixes
& PREFIX_ADDR
))
12663 OP_OFF (bytemode
, sizeflag
);
12667 if (intel_syntax
&& (sizeflag
& SUFFIX_ALWAYS
))
12668 intel_operand_size (bytemode
, sizeflag
);
12675 if (!active_seg_prefix
)
12677 oappend (names_seg
[ds_reg
- es_reg
]);
12681 print_operand_value (scratchbuf
, 1, off
);
12682 oappend (scratchbuf
);
12686 ptr_reg (int code
, int sizeflag
)
12690 *obufp
++ = open_char
;
12691 used_prefixes
|= (prefixes
& PREFIX_ADDR
);
12692 if (address_mode
== mode_64bit
)
12694 if (!(sizeflag
& AFLAG
))
12695 s
= names32
[code
- eAX_reg
];
12697 s
= names64
[code
- eAX_reg
];
12699 else if (sizeflag
& AFLAG
)
12700 s
= names32
[code
- eAX_reg
];
12702 s
= names16
[code
- eAX_reg
];
12704 *obufp
++ = close_char
;
12709 OP_ESreg (int code
, int sizeflag
)
12715 case 0x6d: /* insw/insl */
12716 intel_operand_size (z_mode
, sizeflag
);
12718 case 0xa5: /* movsw/movsl/movsq */
12719 case 0xa7: /* cmpsw/cmpsl/cmpsq */
12720 case 0xab: /* stosw/stosl */
12721 case 0xaf: /* scasw/scasl */
12722 intel_operand_size (v_mode
, sizeflag
);
12725 intel_operand_size (b_mode
, sizeflag
);
12728 oappend_maybe_intel ("%es:");
12729 ptr_reg (code
, sizeflag
);
12733 OP_DSreg (int code
, int sizeflag
)
12739 case 0x6f: /* outsw/outsl */
12740 intel_operand_size (z_mode
, sizeflag
);
12742 case 0xa5: /* movsw/movsl/movsq */
12743 case 0xa7: /* cmpsw/cmpsl/cmpsq */
12744 case 0xad: /* lodsw/lodsl/lodsq */
12745 intel_operand_size (v_mode
, sizeflag
);
12748 intel_operand_size (b_mode
, sizeflag
);
12751 /* Set active_seg_prefix to PREFIX_DS if it is unset so that the
12752 default segment register DS is printed. */
12753 if (!active_seg_prefix
)
12754 active_seg_prefix
= PREFIX_DS
;
12756 ptr_reg (code
, sizeflag
);
12760 OP_C (int dummy ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
12768 else if (address_mode
!= mode_64bit
&& (prefixes
& PREFIX_LOCK
))
12770 all_prefixes
[last_lock_prefix
] = 0;
12771 used_prefixes
|= PREFIX_LOCK
;
12776 sprintf (scratchbuf
, "%%cr%d", modrm
.reg
+ add
);
12777 oappend_maybe_intel (scratchbuf
);
12781 OP_D (int dummy ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
12790 sprintf (scratchbuf
, "dr%d", modrm
.reg
+ add
);
12792 sprintf (scratchbuf
, "%%db%d", modrm
.reg
+ add
);
12793 oappend (scratchbuf
);
12797 OP_T (int dummy ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
12799 sprintf (scratchbuf
, "%%tr%d", modrm
.reg
);
12800 oappend_maybe_intel (scratchbuf
);
12804 OP_MMX (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
12806 int reg
= modrm
.reg
;
12807 const char **names
;
12809 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12810 if (prefixes
& PREFIX_DATA
)
12819 oappend (names
[reg
]);
12823 OP_XMM (int bytemode
, int sizeflag ATTRIBUTE_UNUSED
)
12825 int reg
= modrm
.reg
;
12826 const char **names
;
12838 && bytemode
!= xmm_mode
12839 && bytemode
!= xmmq_mode
12840 && bytemode
!= evex_half_bcst_xmmq_mode
12841 && bytemode
!= ymm_mode
12842 && bytemode
!= tmm_mode
12843 && bytemode
!= scalar_mode
)
12845 switch (vex
.length
)
12852 || (bytemode
!= vex_vsib_q_w_dq_mode
12853 && bytemode
!= vex_vsib_q_w_d_mode
))
12865 else if (bytemode
== xmmq_mode
12866 || bytemode
== evex_half_bcst_xmmq_mode
)
12868 switch (vex
.length
)
12881 else if (bytemode
== tmm_mode
)
12891 else if (bytemode
== ymm_mode
)
12895 oappend (names
[reg
]);
12899 OP_EM (int bytemode
, int sizeflag
)
12902 const char **names
;
12904 if (modrm
.mod
!= 3)
12907 && (bytemode
== v_mode
|| bytemode
== v_swap_mode
))
12909 bytemode
= (prefixes
& PREFIX_DATA
) ? x_mode
: q_mode
;
12910 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12912 OP_E (bytemode
, sizeflag
);
12916 if ((sizeflag
& SUFFIX_ALWAYS
) && bytemode
== v_swap_mode
)
12919 /* Skip mod/rm byte. */
12922 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12924 if (prefixes
& PREFIX_DATA
)
12933 oappend (names
[reg
]);
12936 /* cvt* are the only instructions in sse2 which have
12937 both SSE and MMX operands and also have 0x66 prefix
12938 in their opcode. 0x66 was originally used to differentiate
12939 between SSE and MMX instruction(operands). So we have to handle the
12940 cvt* separately using OP_EMC and OP_MXC */
12942 OP_EMC (int bytemode
, int sizeflag
)
12944 if (modrm
.mod
!= 3)
12946 if (intel_syntax
&& bytemode
== v_mode
)
12948 bytemode
= (prefixes
& PREFIX_DATA
) ? x_mode
: q_mode
;
12949 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12951 OP_E (bytemode
, sizeflag
);
12955 /* Skip mod/rm byte. */
12958 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12959 oappend (names_mm
[modrm
.rm
]);
12963 OP_MXC (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
12965 used_prefixes
|= (prefixes
& PREFIX_DATA
);
12966 oappend (names_mm
[modrm
.reg
]);
12970 OP_EX (int bytemode
, int sizeflag
)
12973 const char **names
;
12975 /* Skip mod/rm byte. */
12979 if (modrm
.mod
!= 3)
12981 OP_E_memory (bytemode
, sizeflag
);
12996 if ((sizeflag
& SUFFIX_ALWAYS
)
12997 && (bytemode
== x_swap_mode
12998 || bytemode
== d_swap_mode
12999 || bytemode
== q_swap_mode
))
13003 && bytemode
!= xmm_mode
13004 && bytemode
!= xmmdw_mode
13005 && bytemode
!= xmmqd_mode
13006 && bytemode
!= xmm_mb_mode
13007 && bytemode
!= xmm_mw_mode
13008 && bytemode
!= xmm_md_mode
13009 && bytemode
!= xmm_mq_mode
13010 && bytemode
!= xmmq_mode
13011 && bytemode
!= evex_half_bcst_xmmq_mode
13012 && bytemode
!= ymm_mode
13013 && bytemode
!= tmm_mode
13014 && bytemode
!= vex_scalar_w_dq_mode
)
13016 switch (vex
.length
)
13031 else if (bytemode
== xmmq_mode
13032 || bytemode
== evex_half_bcst_xmmq_mode
)
13034 switch (vex
.length
)
13047 else if (bytemode
== tmm_mode
)
13057 else if (bytemode
== ymm_mode
)
13061 oappend (names
[reg
]);
13065 OP_MS (int bytemode
, int sizeflag
)
13067 if (modrm
.mod
== 3)
13068 OP_EM (bytemode
, sizeflag
);
13074 OP_XS (int bytemode
, int sizeflag
)
13076 if (modrm
.mod
== 3)
13077 OP_EX (bytemode
, sizeflag
);
13083 OP_M (int bytemode
, int sizeflag
)
13085 if (modrm
.mod
== 3)
13086 /* bad bound,lea,lds,les,lfs,lgs,lss,cmpxchg8b,vmptrst modrm */
13089 OP_E (bytemode
, sizeflag
);
13093 OP_0f07 (int bytemode
, int sizeflag
)
13095 if (modrm
.mod
!= 3 || modrm
.rm
!= 0)
13098 OP_E (bytemode
, sizeflag
);
13101 /* NOP is an alias of "xchg %ax,%ax" in 16bit mode, "xchg %eax,%eax" in
13102 32bit mode and "xchg %rax,%rax" in 64bit mode. */
13105 NOP_Fixup1 (int bytemode
, int sizeflag
)
13107 if ((prefixes
& PREFIX_DATA
) != 0
13110 && address_mode
== mode_64bit
))
13111 OP_REG (bytemode
, sizeflag
);
13113 strcpy (obuf
, "nop");
13117 NOP_Fixup2 (int bytemode
, int sizeflag
)
13119 if ((prefixes
& PREFIX_DATA
) != 0
13122 && address_mode
== mode_64bit
))
13123 OP_IMREG (bytemode
, sizeflag
);
13126 static const char *const Suffix3DNow
[] = {
13127 /* 00 */ NULL
, NULL
, NULL
, NULL
,
13128 /* 04 */ NULL
, NULL
, NULL
, NULL
,
13129 /* 08 */ NULL
, NULL
, NULL
, NULL
,
13130 /* 0C */ "pi2fw", "pi2fd", NULL
, NULL
,
13131 /* 10 */ NULL
, NULL
, NULL
, NULL
,
13132 /* 14 */ NULL
, NULL
, NULL
, NULL
,
13133 /* 18 */ NULL
, NULL
, NULL
, NULL
,
13134 /* 1C */ "pf2iw", "pf2id", NULL
, NULL
,
13135 /* 20 */ NULL
, NULL
, NULL
, NULL
,
13136 /* 24 */ NULL
, NULL
, NULL
, NULL
,
13137 /* 28 */ NULL
, NULL
, NULL
, NULL
,
13138 /* 2C */ NULL
, NULL
, NULL
, NULL
,
13139 /* 30 */ NULL
, NULL
, NULL
, NULL
,
13140 /* 34 */ NULL
, NULL
, NULL
, NULL
,
13141 /* 38 */ NULL
, NULL
, NULL
, NULL
,
13142 /* 3C */ NULL
, NULL
, NULL
, NULL
,
13143 /* 40 */ NULL
, NULL
, NULL
, NULL
,
13144 /* 44 */ NULL
, NULL
, NULL
, NULL
,
13145 /* 48 */ NULL
, NULL
, NULL
, NULL
,
13146 /* 4C */ NULL
, NULL
, NULL
, NULL
,
13147 /* 50 */ NULL
, NULL
, NULL
, NULL
,
13148 /* 54 */ NULL
, NULL
, NULL
, NULL
,
13149 /* 58 */ NULL
, NULL
, NULL
, NULL
,
13150 /* 5C */ NULL
, NULL
, NULL
, NULL
,
13151 /* 60 */ NULL
, NULL
, NULL
, NULL
,
13152 /* 64 */ NULL
, NULL
, NULL
, NULL
,
13153 /* 68 */ NULL
, NULL
, NULL
, NULL
,
13154 /* 6C */ NULL
, NULL
, NULL
, NULL
,
13155 /* 70 */ NULL
, NULL
, NULL
, NULL
,
13156 /* 74 */ NULL
, NULL
, NULL
, NULL
,
13157 /* 78 */ NULL
, NULL
, NULL
, NULL
,
13158 /* 7C */ NULL
, NULL
, NULL
, NULL
,
13159 /* 80 */ NULL
, NULL
, NULL
, NULL
,
13160 /* 84 */ NULL
, NULL
, NULL
, NULL
,
13161 /* 88 */ NULL
, NULL
, "pfnacc", NULL
,
13162 /* 8C */ NULL
, NULL
, "pfpnacc", NULL
,
13163 /* 90 */ "pfcmpge", NULL
, NULL
, NULL
,
13164 /* 94 */ "pfmin", NULL
, "pfrcp", "pfrsqrt",
13165 /* 98 */ NULL
, NULL
, "pfsub", NULL
,
13166 /* 9C */ NULL
, NULL
, "pfadd", NULL
,
13167 /* A0 */ "pfcmpgt", NULL
, NULL
, NULL
,
13168 /* A4 */ "pfmax", NULL
, "pfrcpit1", "pfrsqit1",
13169 /* A8 */ NULL
, NULL
, "pfsubr", NULL
,
13170 /* AC */ NULL
, NULL
, "pfacc", NULL
,
13171 /* B0 */ "pfcmpeq", NULL
, NULL
, NULL
,
13172 /* B4 */ "pfmul", NULL
, "pfrcpit2", "pmulhrw",
13173 /* B8 */ NULL
, NULL
, NULL
, "pswapd",
13174 /* BC */ NULL
, NULL
, NULL
, "pavgusb",
13175 /* C0 */ NULL
, NULL
, NULL
, NULL
,
13176 /* C4 */ NULL
, NULL
, NULL
, NULL
,
13177 /* C8 */ NULL
, NULL
, NULL
, NULL
,
13178 /* CC */ NULL
, NULL
, NULL
, NULL
,
13179 /* D0 */ NULL
, NULL
, NULL
, NULL
,
13180 /* D4 */ NULL
, NULL
, NULL
, NULL
,
13181 /* D8 */ NULL
, NULL
, NULL
, NULL
,
13182 /* DC */ NULL
, NULL
, NULL
, NULL
,
13183 /* E0 */ NULL
, NULL
, NULL
, NULL
,
13184 /* E4 */ NULL
, NULL
, NULL
, NULL
,
13185 /* E8 */ NULL
, NULL
, NULL
, NULL
,
13186 /* EC */ NULL
, NULL
, NULL
, NULL
,
13187 /* F0 */ NULL
, NULL
, NULL
, NULL
,
13188 /* F4 */ NULL
, NULL
, NULL
, NULL
,
13189 /* F8 */ NULL
, NULL
, NULL
, NULL
,
13190 /* FC */ NULL
, NULL
, NULL
, NULL
,
13194 OP_3DNowSuffix (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
13196 const char *mnemonic
;
13198 FETCH_DATA (the_info
, codep
+ 1);
13199 /* AMD 3DNow! instructions are specified by an opcode suffix in the
13200 place where an 8-bit immediate would normally go. ie. the last
13201 byte of the instruction. */
13202 obufp
= mnemonicendp
;
13203 mnemonic
= Suffix3DNow
[*codep
++ & 0xff];
13205 oappend (mnemonic
);
13208 /* Since a variable sized modrm/sib chunk is between the start
13209 of the opcode (0x0f0f) and the opcode suffix, we need to do
13210 all the modrm processing first, and don't know until now that
13211 we have a bad opcode. This necessitates some cleaning up. */
13212 op_out
[0][0] = '\0';
13213 op_out
[1][0] = '\0';
13216 mnemonicendp
= obufp
;
13219 static const struct op simd_cmp_op
[] =
13221 { STRING_COMMA_LEN ("eq") },
13222 { STRING_COMMA_LEN ("lt") },
13223 { STRING_COMMA_LEN ("le") },
13224 { STRING_COMMA_LEN ("unord") },
13225 { STRING_COMMA_LEN ("neq") },
13226 { STRING_COMMA_LEN ("nlt") },
13227 { STRING_COMMA_LEN ("nle") },
13228 { STRING_COMMA_LEN ("ord") }
13231 static const struct op vex_cmp_op
[] =
13233 { STRING_COMMA_LEN ("eq_uq") },
13234 { STRING_COMMA_LEN ("nge") },
13235 { STRING_COMMA_LEN ("ngt") },
13236 { STRING_COMMA_LEN ("false") },
13237 { STRING_COMMA_LEN ("neq_oq") },
13238 { STRING_COMMA_LEN ("ge") },
13239 { STRING_COMMA_LEN ("gt") },
13240 { STRING_COMMA_LEN ("true") },
13241 { STRING_COMMA_LEN ("eq_os") },
13242 { STRING_COMMA_LEN ("lt_oq") },
13243 { STRING_COMMA_LEN ("le_oq") },
13244 { STRING_COMMA_LEN ("unord_s") },
13245 { STRING_COMMA_LEN ("neq_us") },
13246 { STRING_COMMA_LEN ("nlt_uq") },
13247 { STRING_COMMA_LEN ("nle_uq") },
13248 { STRING_COMMA_LEN ("ord_s") },
13249 { STRING_COMMA_LEN ("eq_us") },
13250 { STRING_COMMA_LEN ("nge_uq") },
13251 { STRING_COMMA_LEN ("ngt_uq") },
13252 { STRING_COMMA_LEN ("false_os") },
13253 { STRING_COMMA_LEN ("neq_os") },
13254 { STRING_COMMA_LEN ("ge_oq") },
13255 { STRING_COMMA_LEN ("gt_oq") },
13256 { STRING_COMMA_LEN ("true_us") },
13260 CMP_Fixup (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
13262 unsigned int cmp_type
;
13264 FETCH_DATA (the_info
, codep
+ 1);
13265 cmp_type
= *codep
++ & 0xff;
13266 if (cmp_type
< ARRAY_SIZE (simd_cmp_op
))
13269 char *p
= mnemonicendp
- 2;
13273 sprintf (p
, "%s%s", simd_cmp_op
[cmp_type
].name
, suffix
);
13274 mnemonicendp
+= simd_cmp_op
[cmp_type
].len
;
13277 && cmp_type
< ARRAY_SIZE (simd_cmp_op
) + ARRAY_SIZE (vex_cmp_op
))
13280 char *p
= mnemonicendp
- 2;
13284 cmp_type
-= ARRAY_SIZE (simd_cmp_op
);
13285 sprintf (p
, "%s%s", vex_cmp_op
[cmp_type
].name
, suffix
);
13286 mnemonicendp
+= vex_cmp_op
[cmp_type
].len
;
13290 /* We have a reserved extension byte. Output it directly. */
13291 scratchbuf
[0] = '$';
13292 print_operand_value (scratchbuf
+ 1, 1, cmp_type
);
13293 oappend_maybe_intel (scratchbuf
);
13294 scratchbuf
[0] = '\0';
13299 OP_Mwait (int bytemode
, int sizeflag ATTRIBUTE_UNUSED
)
13301 /* mwait %eax,%ecx / mwaitx %eax,%ecx,%ebx */
13304 strcpy (op_out
[0], names32
[0]);
13305 strcpy (op_out
[1], names32
[1]);
13306 if (bytemode
== eBX_reg
)
13307 strcpy (op_out
[2], names32
[3]);
13308 two_source_ops
= 1;
13310 /* Skip mod/rm byte. */
13316 OP_Monitor (int bytemode ATTRIBUTE_UNUSED
,
13317 int sizeflag ATTRIBUTE_UNUSED
)
13319 /* monitor %{e,r,}ax,%ecx,%edx" */
13322 const char **names
= (address_mode
== mode_64bit
13323 ? names64
: names32
);
13325 if (prefixes
& PREFIX_ADDR
)
13327 /* Remove "addr16/addr32". */
13328 all_prefixes
[last_addr_prefix
] = 0;
13329 names
= (address_mode
!= mode_32bit
13330 ? names32
: names16
);
13331 used_prefixes
|= PREFIX_ADDR
;
13333 else if (address_mode
== mode_16bit
)
13335 strcpy (op_out
[0], names
[0]);
13336 strcpy (op_out
[1], names32
[1]);
13337 strcpy (op_out
[2], names32
[2]);
13338 two_source_ops
= 1;
13340 /* Skip mod/rm byte. */
13348 /* Throw away prefixes and 1st. opcode byte. */
13349 codep
= insn_codep
+ 1;
13354 REP_Fixup (int bytemode
, int sizeflag
)
13356 /* The 0xf3 prefix should be displayed as "rep" for ins, outs, movs,
13358 if (prefixes
& PREFIX_REPZ
)
13359 all_prefixes
[last_repz_prefix
] = REP_PREFIX
;
13366 OP_IMREG (bytemode
, sizeflag
);
13369 OP_ESreg (bytemode
, sizeflag
);
13372 OP_DSreg (bytemode
, sizeflag
);
13381 SEP_Fixup (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
13383 if ( isa64
!= amd64
)
13388 mnemonicendp
= obufp
;
13392 /* For BND-prefixed instructions 0xF2 prefix should be displayed as
13396 BND_Fixup (int bytemode ATTRIBUTE_UNUSED
, int sizeflag ATTRIBUTE_UNUSED
)
13398 if (prefixes
& PREFIX_REPNZ
)
13399 all_prefixes
[last_repnz_prefix
] = BND_PREFIX
;
13402 /* For NOTRACK-prefixed instructions, 0x3E prefix should be displayed as
13406 NOTRACK_Fixup (int bytemode ATTRIBUTE_UNUSED
,
13407 int sizeflag ATTRIBUTE_UNUSED
)
13409 if (active_seg_prefix
== PREFIX_DS
13410 && (address_mode
!= mode_64bit
|| last_data_prefix
< 0))
13412 /* NOTRACK prefix is only valid on indirect branch instructions.
13413 NB: DATA prefix is unsupported for Intel64. */
13414 active_seg_prefix
= 0;
13415 all_prefixes
[last_seg_prefix
] = NOTRACK_PREFIX
;
13419 /* Similar to OP_E. But the 0xf2/0xf3 prefixes should be displayed as
13420 "xacquire"/"xrelease" for memory operand if there is a LOCK prefix.
13424 HLE_Fixup1 (int bytemode
, int sizeflag
)
13427 && (prefixes
& PREFIX_LOCK
) != 0)
13429 if (prefixes
& PREFIX_REPZ
)
13430 all_prefixes
[last_repz_prefix
] = XRELEASE_PREFIX
;
13431 if (prefixes
& PREFIX_REPNZ
)
13432 all_prefixes
[last_repnz_prefix
] = XACQUIRE_PREFIX
;
13435 OP_E (bytemode
, sizeflag
);
13438 /* Similar to OP_E. But the 0xf2/0xf3 prefixes should be displayed as
13439 "xacquire"/"xrelease" for memory operand. No check for LOCK prefix.
13443 HLE_Fixup2 (int bytemode
, int sizeflag
)
13445 if (modrm
.mod
!= 3)
13447 if (prefixes
& PREFIX_REPZ
)
13448 all_prefixes
[last_repz_prefix
] = XRELEASE_PREFIX
;
13449 if (prefixes
& PREFIX_REPNZ
)
13450 all_prefixes
[last_repnz_prefix
] = XACQUIRE_PREFIX
;
13453 OP_E (bytemode
, sizeflag
);
13456 /* Similar to OP_E. But the 0xf3 prefixes should be displayed as
13457 "xrelease" for memory operand. No check for LOCK prefix. */
13460 HLE_Fixup3 (int bytemode
, int sizeflag
)
13463 && last_repz_prefix
> last_repnz_prefix
13464 && (prefixes
& PREFIX_REPZ
) != 0)
13465 all_prefixes
[last_repz_prefix
] = XRELEASE_PREFIX
;
13467 OP_E (bytemode
, sizeflag
);
13471 CMPXCHG8B_Fixup (int bytemode
, int sizeflag
)
13476 /* Change cmpxchg8b to cmpxchg16b. */
13477 char *p
= mnemonicendp
- 2;
13478 mnemonicendp
= stpcpy (p
, "16b");
13481 else if ((prefixes
& PREFIX_LOCK
) != 0)
13483 if (prefixes
& PREFIX_REPZ
)
13484 all_prefixes
[last_repz_prefix
] = XRELEASE_PREFIX
;
13485 if (prefixes
& PREFIX_REPNZ
)
13486 all_prefixes
[last_repnz_prefix
] = XACQUIRE_PREFIX
;
13489 OP_M (bytemode
, sizeflag
);
13493 XMM_Fixup (int reg
, int sizeflag ATTRIBUTE_UNUSED
)
13495 const char **names
;
13499 switch (vex
.length
)
13513 oappend (names
[reg
]);
13517 FXSAVE_Fixup (int bytemode
, int sizeflag
)
13519 /* Add proper suffix to "fxsave" and "fxrstor". */
13523 char *p
= mnemonicendp
;
13529 OP_M (bytemode
, sizeflag
);
13532 /* Display the destination register operand for instructions with
13536 OP_VEX (int bytemode
, int sizeflag ATTRIBUTE_UNUSED
)
13539 const char **names
;
13544 reg
= vex
.register_specifier
;
13545 vex
.register_specifier
= 0;
13546 if (address_mode
!= mode_64bit
)
13548 else if (vex
.evex
&& !vex
.v
)
13551 if (bytemode
== vex_scalar_mode
)
13553 oappend (names_xmm
[reg
]);
13557 if (bytemode
== tmm_mode
)
13559 /* All 3 TMM registers must be distinct. */
13564 /* This must be the 3rd operand. */
13565 if (obufp
!= op_out
[2])
13567 oappend (names_tmm
[reg
]);
13568 if (reg
== modrm
.reg
|| reg
== modrm
.rm
)
13569 strcpy (obufp
, "/(bad)");
13572 if (modrm
.reg
== modrm
.rm
|| modrm
.reg
== reg
|| modrm
.rm
== reg
)
13575 && (modrm
.reg
== modrm
.rm
|| modrm
.reg
== reg
))
13576 strcat (op_out
[0], "/(bad)");
13578 && (modrm
.rm
== modrm
.reg
|| modrm
.rm
== reg
))
13579 strcat (op_out
[1], "/(bad)");
13585 switch (vex
.length
)
13591 case vex_vsib_q_w_dq_mode
:
13592 case vex_vsib_q_w_d_mode
:
13608 names
= names_mask
;
13621 case vex_vsib_q_w_dq_mode
:
13622 case vex_vsib_q_w_d_mode
:
13623 names
= vex
.w
? names_ymm
: names_xmm
;
13632 names
= names_mask
;
13635 /* See PR binutils/20893 for a reproducer. */
13647 oappend (names
[reg
]);
13651 OP_VexR (int bytemode
, int sizeflag
)
13653 if (modrm
.mod
== 3)
13654 OP_VEX (bytemode
, sizeflag
);
13658 OP_VexW (int bytemode
, int sizeflag
)
13660 OP_VEX (bytemode
, sizeflag
);
13664 /* Swap 2nd and 3rd operands. */
13665 strcpy (scratchbuf
, op_out
[2]);
13666 strcpy (op_out
[2], op_out
[1]);
13667 strcpy (op_out
[1], scratchbuf
);
13672 OP_REG_VexI4 (int bytemode
, int sizeflag ATTRIBUTE_UNUSED
)
13675 const char **names
= names_xmm
;
13677 FETCH_DATA (the_info
, codep
+ 1);
13680 if (bytemode
!= x_mode
&& bytemode
!= scalar_mode
)
13684 if (address_mode
!= mode_64bit
)
13687 if (bytemode
== x_mode
&& vex
.length
== 256)
13690 oappend (names
[reg
]);
13694 /* Swap 3rd and 4th operands. */
13695 strcpy (scratchbuf
, op_out
[3]);
13696 strcpy (op_out
[3], op_out
[2]);
13697 strcpy (op_out
[2], scratchbuf
);
13702 OP_VexI4 (int bytemode ATTRIBUTE_UNUSED
,
13703 int sizeflag ATTRIBUTE_UNUSED
)
13705 scratchbuf
[0] = '$';
13706 print_operand_value (scratchbuf
+ 1, 1, codep
[-1] & 0xf);
13707 oappend_maybe_intel (scratchbuf
);
13711 VPCMP_Fixup (int bytemode ATTRIBUTE_UNUSED
,
13712 int sizeflag ATTRIBUTE_UNUSED
)
13714 unsigned int cmp_type
;
13719 FETCH_DATA (the_info
, codep
+ 1);
13720 cmp_type
= *codep
++ & 0xff;
13721 /* There are aliases for immediates 0, 1, 2, 4, 5, 6.
13722 If it's the case, print suffix, otherwise - print the immediate. */
13723 if (cmp_type
< ARRAY_SIZE (simd_cmp_op
)
13728 char *p
= mnemonicendp
- 2;
13730 /* vpcmp* can have both one- and two-lettered suffix. */
13744 sprintf (p
, "%s%s", simd_cmp_op
[cmp_type
].name
, suffix
);
13745 mnemonicendp
+= simd_cmp_op
[cmp_type
].len
;
13749 /* We have a reserved extension byte. Output it directly. */
13750 scratchbuf
[0] = '$';
13751 print_operand_value (scratchbuf
+ 1, 1, cmp_type
);
13752 oappend_maybe_intel (scratchbuf
);
13753 scratchbuf
[0] = '\0';
13757 static const struct op xop_cmp_op
[] =
13759 { STRING_COMMA_LEN ("lt") },
13760 { STRING_COMMA_LEN ("le") },
13761 { STRING_COMMA_LEN ("gt") },
13762 { STRING_COMMA_LEN ("ge") },
13763 { STRING_COMMA_LEN ("eq") },
13764 { STRING_COMMA_LEN ("neq") },
13765 { STRING_COMMA_LEN ("false") },
13766 { STRING_COMMA_LEN ("true") }
13770 VPCOM_Fixup (int bytemode ATTRIBUTE_UNUSED
,
13771 int sizeflag ATTRIBUTE_UNUSED
)
13773 unsigned int cmp_type
;
13775 FETCH_DATA (the_info
, codep
+ 1);
13776 cmp_type
= *codep
++ & 0xff;
13777 if (cmp_type
< ARRAY_SIZE (xop_cmp_op
))
13780 char *p
= mnemonicendp
- 2;
13782 /* vpcom* can have both one- and two-lettered suffix. */
13796 sprintf (p
, "%s%s", xop_cmp_op
[cmp_type
].name
, suffix
);
13797 mnemonicendp
+= xop_cmp_op
[cmp_type
].len
;
13801 /* We have a reserved extension byte. Output it directly. */
13802 scratchbuf
[0] = '$';
13803 print_operand_value (scratchbuf
+ 1, 1, cmp_type
);
13804 oappend_maybe_intel (scratchbuf
);
13805 scratchbuf
[0] = '\0';
13809 static const struct op pclmul_op
[] =
13811 { STRING_COMMA_LEN ("lql") },
13812 { STRING_COMMA_LEN ("hql") },
13813 { STRING_COMMA_LEN ("lqh") },
13814 { STRING_COMMA_LEN ("hqh") }
13818 PCLMUL_Fixup (int bytemode ATTRIBUTE_UNUSED
,
13819 int sizeflag ATTRIBUTE_UNUSED
)
13821 unsigned int pclmul_type
;
13823 FETCH_DATA (the_info
, codep
+ 1);
13824 pclmul_type
= *codep
++ & 0xff;
13825 switch (pclmul_type
)
13836 if (pclmul_type
< ARRAY_SIZE (pclmul_op
))
13839 char *p
= mnemonicendp
- 3;
13844 sprintf (p
, "%s%s", pclmul_op
[pclmul_type
].name
, suffix
);
13845 mnemonicendp
+= pclmul_op
[pclmul_type
].len
;
13849 /* We have a reserved extension byte. Output it directly. */
13850 scratchbuf
[0] = '$';
13851 print_operand_value (scratchbuf
+ 1, 1, pclmul_type
);
13852 oappend_maybe_intel (scratchbuf
);
13853 scratchbuf
[0] = '\0';
13858 MOVSXD_Fixup (int bytemode
, int sizeflag
)
13860 /* Add proper suffix to "movsxd". */
13861 char *p
= mnemonicendp
;
13886 oappend (INTERNAL_DISASSEMBLER_ERROR
);
13893 OP_E (bytemode
, sizeflag
);
13897 OP_Mask (int bytemode
, int sizeflag ATTRIBUTE_UNUSED
)
13900 || (bytemode
!= mask_mode
&& bytemode
!= mask_bd_mode
))
13904 if ((rex
& REX_R
) != 0 || !vex
.r
)
13910 oappend (names_mask
[modrm
.reg
]);
13914 OP_Rounding (int bytemode
, int sizeflag ATTRIBUTE_UNUSED
)
13916 if (modrm
.mod
== 3 && vex
.b
)
13919 case evex_rounding_64_mode
:
13920 if (address_mode
!= mode_64bit
)
13925 /* Fall through. */
13926 case evex_rounding_mode
:
13927 oappend (names_rounding
[vex
.ll
]);
13929 case evex_sae_mode
: