Improved auto-detection of -show signals in sat_solve
[yosys.git] / passes / sat / example.ys
1 read_verilog example.v
2 techmap; opt; abc; opt
3 sat_solve -set y 1'b1