projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Merge remote-tracking branch 'origin/master' into xaig
[yosys.git] / passes / techmap / abc9.cc
1 /*
2 * yosys -- Yosys Open SYnthesis Suite
3 *
4 * Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
5 * Copyright (C) 2019 Eddie Hung <eddie@fpgeh.com>
6 *
7 * Permission to use, copy, modify, and/or distribute this software for any
8 * purpose with or without fee is hereby granted, provided that the above
9 * copyright notice and this permission notice appear in all copies.
10 *
11 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
12 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
13 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
14 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
15 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
16 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
17 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
18 *
19 */
20
21 // [[CITE]] ABC
22 // Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification
23 // http://www.eecs.berkeley.edu/~alanmi/abc/
24
25 #define ABC_COMMAND_LIB "strash; ifraig; scorr; dc2; dretime; strash; &get -n; &dch -f; &nf {D}; &put"
26 #define ABC_COMMAND_CTR "strash; ifraig; scorr; dc2; dretime; strash; &get -n; &dch -f; &nf {D}; &put; buffer; upsize {D}; dnsize {D}; stime -p"
27 //#define ABC_COMMAND_LUT "strash; ifraig; scorr; dc2; dretime; strash; dch -f; if; mfs2"
28 //#define ABC_COMMAND_LUT "&st; &sweep; &scorr; &dc2; &retime; &dch -f; &if; &mfs; &ps"
29 #define ABC_COMMAND_LUT "&st; &scorr; &dc2; &retime; &dch -f; &if; &ps -l -m"
30 #define ABC_COMMAND_SOP "strash; ifraig; scorr; dc2; dretime; strash; dch -f; cover {I} {P}"
31 #define ABC_COMMAND_DFL "strash; ifraig; scorr; dc2; dretime; strash; &get -n; &dch -f; &nf {D}; &put"
32
33 #define ABC_FAST_COMMAND_LIB "strash; dretime; map {D}"
34 #define ABC_FAST_COMMAND_CTR "strash; dretime; map {D}; buffer; upsize {D}; dnsize {D}; stime -p"
35 #define ABC_FAST_COMMAND_LUT "&st; &retime; &if"
36 #define ABC_FAST_COMMAND_SOP "strash; dretime; cover -I {I} -P {P}"
37 #define ABC_FAST_COMMAND_DFL "strash; dretime; map"
38
39 #include "kernel/register.h"
40 #include "kernel/sigtools.h"
41 #include "kernel/celltypes.h"
42 #include "kernel/cost.h"
43 #include "kernel/log.h"
44 #include <stdlib.h>
45 #include <stdio.h>
46 #include <string.h>
47 #include <cerrno>
48 #include <sstream>
49 #include <climits>
50
51 #ifndef _WIN32
52 # include <unistd.h>
53 # include <dirent.h>
54 #endif
55
56 #include "frontends/aiger/aigerparse.h"
57
58 #ifdef YOSYS_LINK_ABC
59 extern "C" int Abc_RealMain(int argc, char *argv[]);
60 #endif
61
62 USING_YOSYS_NAMESPACE
63 PRIVATE_NAMESPACE_BEGIN
64
65 bool map_mux4;
66 bool map_mux8;
67 bool map_mux16;
68
69 bool markgroups;
70 int map_autoidx;
71 SigMap assign_map;
72 RTLIL::Module *module;
73 std::map<RTLIL::SigBit, int> signal_map;
74 std::map<RTLIL::SigBit, RTLIL::State> signal_init;
75 pool<std::string> enabled_gates;
76 bool recover_init;
77
78 bool clk_polarity, en_polarity;
79 RTLIL::SigSpec clk_sig, en_sig;
80 dict<int, std::string> pi_map, po_map;
81
82 std::string remap_name(RTLIL::IdString abc_name)
83 {
84 std::stringstream sstr;
85 sstr << "$abc$" << map_autoidx << "$" << abc_name.substr(1);
86 return sstr.str();
87 }
88
89 void handle_loops(RTLIL::Design *design)
90 {
91 Pass::call(design, "scc -set_attr abc_scc_id {}");
92
93 design->selection_stack.emplace_back(false);
94 RTLIL::Selection& sel = design->selection_stack.back();
95
96 // For every unique SCC found, (arbitrarily) find the first
97 // cell in the component, and select (and mark) all its output
98 // wires
99 pool<RTLIL::Const> ids_seen;
100 for (auto cell : module->cells()) {
101 auto it = cell->attributes.find("\\abc_scc_id");
102 if (it != cell->attributes.end()) {
103 auto r = ids_seen.insert(it->second);
104 if (r.second) {
105 for (const auto &c : cell->connections()) {
106 if (c.second.is_fully_const()) continue;
107 if (cell->output(c.first)) {
108 SigBit b = c.second.as_bit();
109 Wire *w = b.wire;
110 w->set_bool_attribute("\\abc_scc_break");
111 sel.select(module, w);
112 }
113 }
114 }
115 cell->attributes.erase(it);
116 }
117 }
118
119 // Then cut those selected wires to expose them as new PO/PI
120 Pass::call(design, "expose -cut -sep .abc");
121
122 design->selection_stack.pop_back();
123 }
124
125 std::string add_echos_to_abc_cmd(std::string str)
126 {
127 std::string new_str, token;
128 for (size_t i = 0; i < str.size(); i++) {
129 token += str[i];
130 if (str[i] == ';') {
131 while (i+1 < str.size() && str[i+1] == ' ')
132 i++;
133 new_str += "echo + " + token + " " + token + " ";
134 token.clear();
135 }
136 }
137
138 if (!token.empty()) {
139 if (!new_str.empty())
140 new_str += "echo + " + token + "; ";
141 new_str += token;
142 }
143
144 return new_str;
145 }
146
147 std::string fold_abc_cmd(std::string str)
148 {
149 std::string token, new_str = " ";
150 int char_counter = 10;
151
152 for (size_t i = 0; i <= str.size(); i++) {
153 if (i < str.size())
154 token += str[i];
155 if (i == str.size() || str[i] == ';') {
156 if (char_counter + token.size() > 75)
157 new_str += "\n ", char_counter = 14;
158 new_str += token, char_counter += token.size();
159 token.clear();
160 }
161 }
162
163 return new_str;
164 }
165
166 std::string replace_tempdir(std::string text, std::string tempdir_name, bool show_tempdir)
167 {
168 if (show_tempdir)
169 return text;
170
171 while (1) {
172 size_t pos = text.find(tempdir_name);
173 if (pos == std::string::npos)
174 break;
175 text = text.substr(0, pos) + "<abc-temp-dir>" + text.substr(pos + GetSize(tempdir_name));
176 }
177
178 std::string selfdir_name = proc_self_dirname();
179 if (selfdir_name != "/") {
180 while (1) {
181 size_t pos = text.find(selfdir_name);
182 if (pos == std::string::npos)
183 break;
184 text = text.substr(0, pos) + "<yosys-exe-dir>/" + text.substr(pos + GetSize(selfdir_name));
185 }
186 }
187
188 return text;
189 }
190
191 struct abc_output_filter
192 {
193 bool got_cr;
194 int escape_seq_state;
195 std::string linebuf;
196 std::string tempdir_name;
197 bool show_tempdir;
198
199 abc_output_filter(std::string tempdir_name, bool show_tempdir) : tempdir_name(tempdir_name), show_tempdir(show_tempdir)
200 {
201 got_cr = false;
202 escape_seq_state = 0;
203 }
204
205 void next_char(char ch)
206 {
207 if (escape_seq_state == 0 && ch == '\033') {
208 escape_seq_state = 1;
209 return;
210 }
211 if (escape_seq_state == 1) {
212 escape_seq_state = ch == '[' ? 2 : 0;
213 return;
214 }
215 if (escape_seq_state == 2) {
216 if ((ch < '0' || '9' < ch) && ch != ';')
217 escape_seq_state = 0;
218 return;
219 }
220 escape_seq_state = 0;
221 if (ch == '\r') {
222 got_cr = true;
223 return;
224 }
225 if (ch == '\n') {
226 log("ABC: %s\n", replace_tempdir(linebuf, tempdir_name, show_tempdir).c_str());
227 got_cr = false, linebuf.clear();
228 return;
229 }
230 if (got_cr)
231 got_cr = false, linebuf.clear();
232 linebuf += ch;
233 }
234
235 void next_line(const std::string &line)
236 {
237 int pi, po;
238 if (sscanf(line.c_str(), "Start-point = pi%d. End-point = po%d.", &pi, &po) == 2) {
239 log("ABC: Start-point = pi%d (%s). End-point = po%d (%s).\n",
240 pi, pi_map.count(pi) ? pi_map.at(pi).c_str() : "???",
241 po, po_map.count(po) ? po_map.at(po).c_str() : "???");
242 return;
243 }
244
245 for (char ch : line)
246 next_char(ch);
247 }
248 };
249
250 static std::pair<RTLIL::IdString, int> wideports_split(std::string name)
251 {
252 int pos = -1;
253
254 if (name.empty() || name.back() != ']')
255 goto failed;
256
257 for (int i = 0; i+1 < GetSize(name); i++) {
258 if (name[i] == '[')
259 pos = i;
260 else if (name[i] < '0' || name[i] > '9')
261 pos = -1;
262 else if (i == pos+1 && name[i] == '0' && name[i+1] != ']')
263 pos = -1;
264 }
265
266 if (pos >= 0)
267 return std::pair<RTLIL::IdString, int>(RTLIL::escape_id(name.substr(0, pos)), atoi(name.c_str() + pos+1));
268
269 failed:
270 return std::pair<RTLIL::IdString, int>(name, 0);
271 }
272
273 void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::string script_file, std::string exe_file,
274 std::string liberty_file, std::string constr_file, bool cleanup, vector<int> lut_costs, bool dff_mode, std::string clk_str,
275 bool keepff, std::string delay_target, std::string sop_inputs, std::string sop_products, std::string lutin_shared, bool fast_mode,
276 const std::vector<RTLIL::Cell*> &cells, bool show_tempdir, bool sop_mode, std::string box_file, std::string lut_file)
277 {
278 module = current_module;
279 map_autoidx = autoidx++;
280
281 signal_map.clear();
282 pi_map.clear();
283 po_map.clear();
284 recover_init = false;
285
286 if (clk_str != "$")
287 {
288 clk_polarity = true;
289 clk_sig = RTLIL::SigSpec();
290
291 en_polarity = true;
292 en_sig = RTLIL::SigSpec();
293 }
294
295 if (!clk_str.empty() && clk_str != "$")
296 {
297 if (clk_str.find(',') != std::string::npos) {
298 int pos = clk_str.find(',');
299 std::string en_str = clk_str.substr(pos+1);
300 clk_str = clk_str.substr(0, pos);
301 if (en_str[0] == '!') {
302 en_polarity = false;
303 en_str = en_str.substr(1);
304 }
305 if (module->wires_.count(RTLIL::escape_id(en_str)) != 0)
306 en_sig = assign_map(RTLIL::SigSpec(module->wires_.at(RTLIL::escape_id(en_str)), 0));
307 }
308 if (clk_str[0] == '!') {
309 clk_polarity = false;
310 clk_str = clk_str.substr(1);
311 }
312 if (module->wires_.count(RTLIL::escape_id(clk_str)) != 0)
313 clk_sig = assign_map(RTLIL::SigSpec(module->wires_.at(RTLIL::escape_id(clk_str)), 0));
314 }
315
316 if (dff_mode && clk_sig.empty())
317 log_cmd_error("Clock domain %s not found.\n", clk_str.c_str());
318
319 std::string tempdir_name = "/tmp/yosys-abc-XXXXXX";
320 if (!cleanup)
321 tempdir_name[0] = tempdir_name[4] = '_';
322 tempdir_name = make_temp_dir(tempdir_name);
323 log_header(design, "Extracting gate netlist of module `%s' to `%s/input.xaig'..\n",
324 module->name.c_str(), replace_tempdir(tempdir_name, tempdir_name, show_tempdir).c_str());
325
326 std::string abc_script;
327
328 if (!liberty_file.empty()) {
329 abc_script += stringf("read_lib -w %s; ", liberty_file.c_str());
330 if (!constr_file.empty())
331 abc_script += stringf("read_constr -v %s; ", constr_file.c_str());
332 } else
333 if (!lut_costs.empty()) {
334 abc_script += stringf("read_lut %s/lutdefs.txt; ", tempdir_name.c_str());
335 if (!box_file.empty())
336 abc_script += stringf("read_box -v %s; ", box_file.c_str());
337 }
338 else
339 if (!lut_file.empty()) {
340 abc_script += stringf("read_lut %s; ", lut_file.c_str());
341 if (!box_file.empty())
342 abc_script += stringf("read_box -v %s; ", box_file.c_str());
343 }
344 else
345 abc_script += stringf("read_library %s/stdcells.genlib; ", tempdir_name.c_str());
346
347 abc_script += stringf("&read %s/input.xaig; &ps; ", tempdir_name.c_str());
348
349 if (!script_file.empty()) {
350 if (script_file[0] == '+') {
351 for (size_t i = 1; i < script_file.size(); i++)
352 if (script_file[i] == '\'')
353 abc_script += "'\\''";
354 else if (script_file[i] == ',')
355 abc_script += " ";
356 else
357 abc_script += script_file[i];
358 } else
359 abc_script += stringf("source %s", script_file.c_str());
360 } else if (!lut_costs.empty() || !lut_file.empty()) {
361 //bool all_luts_cost_same = true;
362 //for (int this_cost : lut_costs)
363 // if (this_cost != lut_costs.front())
364 // all_luts_cost_same = false;
365 abc_script += fast_mode ? ABC_FAST_COMMAND_LUT : ABC_COMMAND_LUT;
366 //if (all_luts_cost_same && !fast_mode)
367 // abc_script += "; lutpack {S}";
368 } else if (!liberty_file.empty())
369 abc_script += constr_file.empty() ? (fast_mode ? ABC_FAST_COMMAND_LIB : ABC_COMMAND_LIB) : (fast_mode ? ABC_FAST_COMMAND_CTR : ABC_COMMAND_CTR);
370 else if (sop_mode)
371 abc_script += fast_mode ? ABC_FAST_COMMAND_SOP : ABC_COMMAND_SOP;
372 else
373 abc_script += fast_mode ? ABC_FAST_COMMAND_DFL : ABC_COMMAND_DFL;
374
375 if (script_file.empty() && !delay_target.empty())
376 for (size_t pos = abc_script.find("dretime;"); pos != std::string::npos; pos = abc_script.find("dretime;", pos+1))
377 abc_script = abc_script.substr(0, pos) + "dretime; retime -o {D};" + abc_script.substr(pos+8);
378
379 for (size_t pos = abc_script.find("{D}"); pos != std::string::npos; pos = abc_script.find("{D}", pos))
380 abc_script = abc_script.substr(0, pos) + delay_target + abc_script.substr(pos+3);
381
382 for (size_t pos = abc_script.find("{I}"); pos != std::string::npos; pos = abc_script.find("{D}", pos))
383 abc_script = abc_script.substr(0, pos) + sop_inputs + abc_script.substr(pos+3);
384
385 for (size_t pos = abc_script.find("{P}"); pos != std::string::npos; pos = abc_script.find("{D}", pos))
386 abc_script = abc_script.substr(0, pos) + sop_products + abc_script.substr(pos+3);
387
388 for (size_t pos = abc_script.find("{S}"); pos != std::string::npos; pos = abc_script.find("{S}", pos))
389 abc_script = abc_script.substr(0, pos) + lutin_shared + abc_script.substr(pos+3);
390
391 abc_script += stringf("; &write %s/output.aig", tempdir_name.c_str());
392 abc_script = add_echos_to_abc_cmd(abc_script);
393
394 for (size_t i = 0; i+1 < abc_script.size(); i++)
395 if (abc_script[i] == ';' && abc_script[i+1] == ' ')
396 abc_script[i+1] = '\n';
397
398 FILE *f = fopen(stringf("%s/abc.script", tempdir_name.c_str()).c_str(), "wt");
399 fprintf(f, "%s\n", abc_script.c_str());
400 fclose(f);
401
402 if (dff_mode || !clk_str.empty())
403 {
404 if (clk_sig.size() == 0)
405 log("No%s clock domain found. Not extracting any FF cells.\n", clk_str.empty() ? "" : " matching");
406 else {
407 log("Found%s %s clock domain: %s", clk_str.empty() ? "" : " matching", clk_polarity ? "posedge" : "negedge", log_signal(clk_sig));
408 if (en_sig.size() != 0)
409 log(", enabled by %s%s", en_polarity ? "" : "!", log_signal(en_sig));
410 log("\n");
411 }
412 }
413
414 design->selection_stack.emplace_back(false);
415 RTLIL::Selection& sel = design->selection_stack.back();
416 sel.select(module);
417
418 // Behave as for "abc" where BLIF writer implicitly outputs all undef as zero
419 Pass::call(design, "setundef -zero");
420
421 Pass::call(design, "aigmap");
422
423 handle_loops(design);
424
425 Pass::call(design, stringf("write_xaiger -O -map %s/input.sym %s/input.xaig; ", tempdir_name.c_str(), tempdir_name.c_str()));
426
427 design->selection_stack.pop_back();
428
429 // Now 'unexpose' those wires by undoing
430 // the expose operation -- remove them from PO/PI
431 // and re-connecting them back together
432 for (auto wire : module->wires()) {
433 auto it = wire->attributes.find("\\abc_scc_break");
434 if (it != wire->attributes.end()) {
435 wire->attributes.erase(it);
436 log_assert(wire->port_output);
437 wire->port_output = false;
438 RTLIL::Wire *i_wire = module->wire(wire->name.str() + ".abci");
439 log_assert(i_wire);
440 log_assert(i_wire->port_input);
441 i_wire->port_input = false;
442 module->connect(i_wire, wire);
443 }
444 }
445 module->fixup_ports();
446
447 //log("Extracted %d gates and %d wires to a netlist network with %d inputs and %d outputs.\n",
448 // count_gates, GetSize(signal_list), count_input, count_output);
449
450 log_push();
451
452 //if (count_output > 0)
453 {
454 log_header(design, "Executing ABC9.\n");
455
456 std::string buffer = stringf("%s/stdcells.genlib", tempdir_name.c_str());
457 f = fopen(buffer.c_str(), "wt");
458 if (f == NULL)
459 log_error("Opening %s for writing failed: %s\n", buffer.c_str(), strerror(errno));
460 fprintf(f, "GATE ZERO 1 Y=CONST0;\n");
461 fprintf(f, "GATE ONE 1 Y=CONST1;\n");
462 fprintf(f, "GATE BUF %d Y=A; PIN * NONINV 1 999 1 0 1 0\n", get_cell_cost("$_BUF_"));
463 fprintf(f, "GATE NOT %d Y=!A; PIN * INV 1 999 1 0 1 0\n", get_cell_cost("$_NOT_"));
464 if (enabled_gates.empty() || enabled_gates.count("AND"))
465 fprintf(f, "GATE AND %d Y=A*B; PIN * NONINV 1 999 1 0 1 0\n", get_cell_cost("$_AND_"));
466 if (enabled_gates.empty() || enabled_gates.count("NAND"))
467 fprintf(f, "GATE NAND %d Y=!(A*B); PIN * INV 1 999 1 0 1 0\n", get_cell_cost("$_NAND_"));
468 if (enabled_gates.empty() || enabled_gates.count("OR"))
469 fprintf(f, "GATE OR %d Y=A+B; PIN * NONINV 1 999 1 0 1 0\n", get_cell_cost("$_OR_"));
470 if (enabled_gates.empty() || enabled_gates.count("NOR"))
471 fprintf(f, "GATE NOR %d Y=!(A+B); PIN * INV 1 999 1 0 1 0\n", get_cell_cost("$_NOR_"));
472 if (enabled_gates.empty() || enabled_gates.count("XOR"))
473 fprintf(f, "GATE XOR %d Y=(A*!B)+(!A*B); PIN * UNKNOWN 1 999 1 0 1 0\n", get_cell_cost("$_XOR_"));
474 if (enabled_gates.empty() || enabled_gates.count("XNOR"))
475 fprintf(f, "GATE XNOR %d Y=(A*B)+(!A*!B); PIN * UNKNOWN 1 999 1 0 1 0\n", get_cell_cost("$_XNOR_"));
476 if (enabled_gates.empty() || enabled_gates.count("ANDNOT"))
477 fprintf(f, "GATE ANDNOT %d Y=A*!B; PIN * UNKNOWN 1 999 1 0 1 0\n", get_cell_cost("$_ANDNOT_"));
478 if (enabled_gates.empty() || enabled_gates.count("ORNOT"))
479 fprintf(f, "GATE ORNOT %d Y=A+!B; PIN * UNKNOWN 1 999 1 0 1 0\n", get_cell_cost("$_ORNOT_"));
480 if (enabled_gates.empty() || enabled_gates.count("AOI3"))
481 fprintf(f, "GATE AOI3 %d Y=!((A*B)+C); PIN * INV 1 999 1 0 1 0\n", get_cell_cost("$_AOI3_"));
482 if (enabled_gates.empty() || enabled_gates.count("OAI3"))
483 fprintf(f, "GATE OAI3 %d Y=!((A+B)*C); PIN * INV 1 999 1 0 1 0\n", get_cell_cost("$_OAI3_"));
484 if (enabled_gates.empty() || enabled_gates.count("AOI4"))
485 fprintf(f, "GATE AOI4 %d Y=!((A*B)+(C*D)); PIN * INV 1 999 1 0 1 0\n", get_cell_cost("$_AOI4_"));
486 if (enabled_gates.empty() || enabled_gates.count("OAI4"))
487 fprintf(f, "GATE OAI4 %d Y=!((A+B)*(C+D)); PIN * INV 1 999 1 0 1 0\n", get_cell_cost("$_OAI4_"));
488 if (enabled_gates.empty() || enabled_gates.count("MUX"))
489 fprintf(f, "GATE MUX %d Y=(A*B)+(S*B)+(!S*A); PIN * UNKNOWN 1 999 1 0 1 0\n", get_cell_cost("$_MUX_"));
490 if (map_mux4)
491 fprintf(f, "GATE MUX4 %d Y=(!S*!T*A)+(S*!T*B)+(!S*T*C)+(S*T*D); PIN * UNKNOWN 1 999 1 0 1 0\n", 2*get_cell_cost("$_MUX_"));
492 if (map_mux8)
493 fprintf(f, "GATE MUX8 %d Y=(!S*!T*!U*A)+(S*!T*!U*B)+(!S*T*!U*C)+(S*T*!U*D)+(!S*!T*U*E)+(S*!T*U*F)+(!S*T*U*G)+(S*T*U*H); PIN * UNKNOWN 1 999 1 0 1 0\n", 4*get_cell_cost("$_MUX_"));
494 if (map_mux16)
495 fprintf(f, "GATE MUX16 %d Y=(!S*!T*!U*!V*A)+(S*!T*!U*!V*B)+(!S*T*!U*!V*C)+(S*T*!U*!V*D)+(!S*!T*U*!V*E)+(S*!T*U*!V*F)+(!S*T*U*!V*G)+(S*T*U*!V*H)+(!S*!T*!U*V*I)+(S*!T*!U*V*J)+(!S*T*!U*V*K)+(S*T*!U*V*L)+(!S*!T*U*V*M)+(S*!T*U*V*N)+(!S*T*U*V*O)+(S*T*U*V*P); PIN * UNKNOWN 1 999 1 0 1 0\n", 8*get_cell_cost("$_MUX_"));
496 fclose(f);
497
498 if (!lut_costs.empty()) {
499 buffer = stringf("%s/lutdefs.txt", tempdir_name.c_str());
500 f = fopen(buffer.c_str(), "wt");
501 if (f == NULL)
502 log_error("Opening %s for writing failed: %s\n", buffer.c_str(), strerror(errno));
503 for (int i = 0; i < GetSize(lut_costs); i++)
504 fprintf(f, "%d %d.00 1.00\n", i+1, lut_costs.at(i));
505 fclose(f);
506 }
507
508 buffer = stringf("%s -s -f %s/abc.script 2>&1", exe_file.c_str(), tempdir_name.c_str());
509 log("Running ABC command: %s\n", replace_tempdir(buffer, tempdir_name, show_tempdir).c_str());
510
511 #ifndef YOSYS_LINK_ABC
512 abc_output_filter filt(tempdir_name, show_tempdir);
513 int ret = run_command(buffer, std::bind(&abc_output_filter::next_line, filt, std::placeholders::_1));
514 #else
515 // These needs to be mutable, supposedly due to getopt
516 char *abc_argv[5];
517 string tmp_script_name = stringf("%s/abc.script", tempdir_name.c_str());
518 abc_argv[0] = strdup(exe_file.c_str());
519 abc_argv[1] = strdup("-s");
520 abc_argv[2] = strdup("-f");
521 abc_argv[3] = strdup(tmp_script_name.c_str());
522 abc_argv[4] = 0;
523 int ret = Abc_RealMain(4, abc_argv);
524 free(abc_argv[0]);
525 free(abc_argv[1]);
526 free(abc_argv[2]);
527 free(abc_argv[3]);
528 #endif
529 if (ret != 0)
530 log_error("ABC: execution of command \"%s\" failed: return code %d.\n", buffer.c_str(), ret);
531
532 buffer = stringf("%s/%s", tempdir_name.c_str(), "output.aig");
533 std::ifstream ifs;
534 ifs.open(buffer);
535 if (ifs.fail())
536 log_error("Can't open ABC output file `%s'.\n", buffer.c_str());
537
538 bool builtin_lib = liberty_file.empty();
539 RTLIL::Design *mapped_design = new RTLIL::Design;
540 //parse_blif(mapped_design, ifs, builtin_lib ? "\\DFF" : "\\_dff_", false, sop_mode);
541 buffer = stringf("%s/%s", tempdir_name.c_str(), "input.sym");
542 AigerReader reader(mapped_design, ifs, "\\netlist", "" /* clk_name */, buffer.c_str() /* map_filename */, true /* wideports */);
543 reader.parse_xaiger();
544
545 ifs.close();
546
547 log_header(design, "Re-integrating ABC9 results.\n");
548 RTLIL::Module *mapped_mod = mapped_design->modules_["\\netlist"];
549 if (mapped_mod == NULL)
550 log_error("ABC output file does not contain a module `netlist'.\n");
551 Pass::call(mapped_design, "clean");
552
553 pool<RTLIL::SigBit> output_bits;
554 for (auto &it : mapped_mod->wires_) {
555 RTLIL::Wire *w = it.second;
556 RTLIL::Wire *remap_wire = module->addWire(remap_name(w->name), GetSize(w));
557 if (markgroups) remap_wire->attributes["\\abcgroup"] = map_autoidx;
558 if (w->port_output) {
559 RTLIL::Wire *wire = module->wire(w->name);
560 if (wire) {
561 for (int i = 0; i < GetSize(wire); i++)
562 output_bits.insert({wire, i});
563 }
564 else {
565 // Attempt another wideports_split here because there
566 // exists the possibility that different bits of a port
567 // could be an input and output, therefore parse_xiager()
568 // could not combine it into a wideport
569 auto r = wideports_split(w->name.str());
570 wire = module->wire(r.first);
571 log_assert(wire);
572 int i = r.second;
573 output_bits.insert({wire, i});
574 }
575 }
576 }
577
578 std::map<std::string, int> cell_stats;
579 for (auto c : mapped_mod->cells())
580 {
581 if (builtin_lib)
582 {
583 if (c->type == "$_NOT_") {
584 RTLIL::Cell *cell;
585 RTLIL::SigBit a_bit = c->getPort("\\A").as_bit();
586 RTLIL::SigBit y_bit = c->getPort("\\Y").as_bit();
587 if (!lut_costs.empty() || !lut_file.empty()) {
588 // ABC can return NOT gates that drive POs
589 if (a_bit.wire->port_input) {
590 // If it's a NOT gate that comes from a primary input directly
591 // then implement it using a LUT
592 cell = module->addLut(remap_name(stringf("%s$lut", c->name.c_str())),
593 RTLIL::SigBit(module->wires_[remap_name(a_bit.wire->name)], a_bit.offset),
594 RTLIL::SigBit(module->wires_[remap_name(y_bit.wire->name)], y_bit.offset),
595 1);
596 }
597 else {
598 // Otherwise, clone the driving LUT to guarantee that we
599 // won't increase the max logic depth
600 // (TODO: Optimise by not cloning unless will increase depth)
601 RTLIL::IdString driver_name;
602 if (GetSize(a_bit.wire) == 1)
603 driver_name = stringf("%s$lut", a_bit.wire->name.c_str());
604 else
605 driver_name = stringf("%s[%d]$lut", a_bit.wire->name.c_str(), a_bit.offset);
606 RTLIL::Cell* driver = mapped_mod->cell(driver_name);
607 log_assert(driver);
608 auto driver_a = driver->getPort("\\A").chunks();
609 for (auto &chunk : driver_a)
610 chunk.wire = module->wires_[remap_name(chunk.wire->name)];
611 RTLIL::Const driver_lut = driver->getParam("\\LUT");
612 for (auto &b : driver_lut.bits) {
613 if (b == RTLIL::State::S0) b = RTLIL::State::S1;
614 else if (b == RTLIL::State::S1) b = RTLIL::State::S0;
615 }
616 cell = module->addLut(remap_name(stringf("%s$lut", c->name.c_str())),
617 driver_a,
618 RTLIL::SigBit(module->wires_[remap_name(y_bit.wire->name)], y_bit.offset),
619 driver_lut);
620 }
621 cell_stats["$lut"]++;
622 }
623 else {
624 cell = module->addCell(remap_name(c->name), "$_NOT_");
625 cell->setPort("\\A", RTLIL::SigBit(module->wires_[remap_name(a_bit.wire->name)], a_bit.offset));
626 cell->setPort("\\Y", RTLIL::SigBit(module->wires_[remap_name(y_bit.wire->name)], y_bit.offset));
627 cell_stats[RTLIL::unescape_id(c->type)]++;
628 }
629 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
630 continue;
631 }
632
633 cell_stats[RTLIL::unescape_id(c->type)]++;
634 if (c->type == "\\ZERO" || c->type == "\\ONE") {
635 RTLIL::SigSig conn;
636 conn.first = RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]);
637 conn.second = RTLIL::SigSpec(c->type == "\\ZERO" ? 0 : 1, 1);
638 module->connect(conn);
639 continue;
640 }
641 if (c->type == "\\BUF") {
642 RTLIL::SigSig conn;
643 conn.first = RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]);
644 conn.second = RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]);
645 module->connect(conn);
646 continue;
647 }
648
649 if (c->type == "\\AND" || c->type == "\\OR" || c->type == "\\XOR" || c->type == "\\NAND" || c->type == "\\NOR" ||
650 c->type == "\\XNOR" || c->type == "\\ANDNOT" || c->type == "\\ORNOT") {
651 RTLIL::Cell *cell = module->addCell(remap_name(c->name), "$_" + c->type.substr(1) + "_");
652 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
653 cell->setPort("\\A", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]));
654 cell->setPort("\\B", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\B").as_wire()->name)]));
655 cell->setPort("\\Y", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]));
656 continue;
657 }
658 if (c->type == "\\MUX") {
659 RTLIL::Cell *cell = module->addCell(remap_name(c->name), "$_MUX_");
660 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
661 cell->setPort("\\A", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]));
662 cell->setPort("\\B", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\B").as_wire()->name)]));
663 cell->setPort("\\S", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\S").as_wire()->name)]));
664 cell->setPort("\\Y", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]));
665 continue;
666 }
667 if (c->type == "\\MUX4") {
668 RTLIL::Cell *cell = module->addCell(remap_name(c->name), "$_MUX4_");
669 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
670 cell->setPort("\\A", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]));
671 cell->setPort("\\B", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\B").as_wire()->name)]));
672 cell->setPort("\\C", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\C").as_wire()->name)]));
673 cell->setPort("\\D", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\D").as_wire()->name)]));
674 cell->setPort("\\S", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\S").as_wire()->name)]));
675 cell->setPort("\\T", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\T").as_wire()->name)]));
676 cell->setPort("\\Y", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]));
677 continue;
678 }
679 if (c->type == "\\MUX8") {
680 RTLIL::Cell *cell = module->addCell(remap_name(c->name), "$_MUX8_");
681 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
682 cell->setPort("\\A", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]));
683 cell->setPort("\\B", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\B").as_wire()->name)]));
684 cell->setPort("\\C", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\C").as_wire()->name)]));
685 cell->setPort("\\D", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\D").as_wire()->name)]));
686 cell->setPort("\\E", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\E").as_wire()->name)]));
687 cell->setPort("\\F", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\F").as_wire()->name)]));
688 cell->setPort("\\G", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\G").as_wire()->name)]));
689 cell->setPort("\\H", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\H").as_wire()->name)]));
690 cell->setPort("\\S", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\S").as_wire()->name)]));
691 cell->setPort("\\T", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\T").as_wire()->name)]));
692 cell->setPort("\\U", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\U").as_wire()->name)]));
693 cell->setPort("\\Y", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]));
694 continue;
695 }
696 if (c->type == "\\MUX16") {
697 RTLIL::Cell *cell = module->addCell(remap_name(c->name), "$_MUX16_");
698 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
699 cell->setPort("\\A", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]));
700 cell->setPort("\\B", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\B").as_wire()->name)]));
701 cell->setPort("\\C", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\C").as_wire()->name)]));
702 cell->setPort("\\D", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\D").as_wire()->name)]));
703 cell->setPort("\\E", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\E").as_wire()->name)]));
704 cell->setPort("\\F", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\F").as_wire()->name)]));
705 cell->setPort("\\G", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\G").as_wire()->name)]));
706 cell->setPort("\\H", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\H").as_wire()->name)]));
707 cell->setPort("\\I", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\I").as_wire()->name)]));
708 cell->setPort("\\J", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\J").as_wire()->name)]));
709 cell->setPort("\\K", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\K").as_wire()->name)]));
710 cell->setPort("\\L", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\L").as_wire()->name)]));
711 cell->setPort("\\M", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\M").as_wire()->name)]));
712 cell->setPort("\\N", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\N").as_wire()->name)]));
713 cell->setPort("\\O", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\O").as_wire()->name)]));
714 cell->setPort("\\P", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\P").as_wire()->name)]));
715 cell->setPort("\\S", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\S").as_wire()->name)]));
716 cell->setPort("\\T", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\T").as_wire()->name)]));
717 cell->setPort("\\U", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\U").as_wire()->name)]));
718 cell->setPort("\\V", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\V").as_wire()->name)]));
719 cell->setPort("\\Y", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]));
720 continue;
721 }
722 if (c->type == "\\AOI3" || c->type == "\\OAI3") {
723 RTLIL::Cell *cell = module->addCell(remap_name(c->name), "$_" + c->type.substr(1) + "_");
724 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
725 cell->setPort("\\A", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]));
726 cell->setPort("\\B", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\B").as_wire()->name)]));
727 cell->setPort("\\C", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\C").as_wire()->name)]));
728 cell->setPort("\\Y", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]));
729 continue;
730 }
731 if (c->type == "\\AOI4" || c->type == "\\OAI4") {
732 RTLIL::Cell *cell = module->addCell(remap_name(c->name), "$_" + c->type.substr(1) + "_");
733 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
734 cell->setPort("\\A", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\A").as_wire()->name)]));
735 cell->setPort("\\B", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\B").as_wire()->name)]));
736 cell->setPort("\\C", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\C").as_wire()->name)]));
737 cell->setPort("\\D", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\D").as_wire()->name)]));
738 cell->setPort("\\Y", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)]));
739 continue;
740 }
741 if (c->type == "\\DFF") {
742 log_assert(clk_sig.size() == 1);
743 RTLIL::Cell *cell;
744 if (en_sig.size() == 0) {
745 cell = module->addCell(remap_name(c->name), clk_polarity ? "$_DFF_P_" : "$_DFF_N_");
746 } else {
747 log_assert(en_sig.size() == 1);
748 cell = module->addCell(remap_name(c->name), stringf("$_DFFE_%c%c_", clk_polarity ? 'P' : 'N', en_polarity ? 'P' : 'N'));
749 cell->setPort("\\E", en_sig);
750 }
751 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
752 cell->setPort("\\D", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\D").as_wire()->name)]));
753 cell->setPort("\\Q", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Q").as_wire()->name)]));
754 cell->setPort("\\C", clk_sig);
755 continue;
756 }
757 }
758 else
759 cell_stats[RTLIL::unescape_id(c->type)]++;
760
761 if (c->type == "\\_const0_" || c->type == "\\_const1_") {
762 RTLIL::SigSig conn;
763 conn.first = RTLIL::SigSpec(module->wires_[remap_name(c->connections().begin()->second.as_wire()->name)]);
764 conn.second = RTLIL::SigSpec(c->type == "\\_const0_" ? 0 : 1, 1);
765 module->connect(conn);
766 continue;
767 }
768
769 if (c->type == "\\_dff_") {
770 log_assert(clk_sig.size() == 1);
771 RTLIL::Cell *cell;
772 if (en_sig.size() == 0) {
773 cell = module->addCell(remap_name(c->name), clk_polarity ? "$_DFF_P_" : "$_DFF_N_");
774 } else {
775 log_assert(en_sig.size() == 1);
776 cell = module->addCell(remap_name(c->name), stringf("$_DFFE_%c%c_", clk_polarity ? 'P' : 'N', en_polarity ? 'P' : 'N'));
777 cell->setPort("\\E", en_sig);
778 }
779 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
780 cell->setPort("\\D", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\D").as_wire()->name)]));
781 cell->setPort("\\Q", RTLIL::SigSpec(module->wires_[remap_name(c->getPort("\\Q").as_wire()->name)]));
782 cell->setPort("\\C", clk_sig);
783 continue;
784 }
785
786 if (c->type == "$lut" && GetSize(c->getPort("\\A")) == 1 && c->getParam("\\LUT").as_int() == 2) {
787 SigSpec my_a = module->wires_[remap_name(c->getPort("\\A").as_wire()->name)];
788 SigSpec my_y = module->wires_[remap_name(c->getPort("\\Y").as_wire()->name)];
789 module->connect(my_y, my_a);
790 continue;
791 }
792
793 RTLIL::Cell *cell = module->addCell(remap_name(c->name), c->type);
794 if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx;
795 cell->parameters = c->parameters;
796 for (auto &conn : c->connections()) {
797 RTLIL::SigSpec newsig;
798 for (auto c : conn.second.chunks()) {
799 if (c.width == 0)
800 continue;
801 //log_assert(c.width == 1);
802 c.wire = module->wires_[remap_name(c.wire->name)];
803 newsig.append(c);
804 }
805 cell->setPort(conn.first, newsig);
806 }
807 }
808
809 // Copy connections (and rename) from mapped_mod to module
810 for (auto conn : mapped_mod->connections()) {
811 if (!conn.first.is_fully_const()) {
812 auto chunks = conn.first.chunks();
813 for (auto &c : chunks)
814 c.wire = module->wires_[remap_name(c.wire->name)];
815 conn.first = std::move(chunks);
816 }
817 if (!conn.second.is_fully_const()) {
818 auto chunks = conn.second.chunks();
819 for (auto &c : chunks)
820 if (c.wire)
821 c.wire = module->wires_[remap_name(c.wire->name)];
822 conn.second = std::move(chunks);
823 }
824 module->connect(conn);
825 }
826
827 if (recover_init)
828 for (auto wire : mapped_mod->wires()) {
829 if (wire->attributes.count("\\init")) {
830 Wire *w = module->wires_[remap_name(wire->name)];
831 log_assert(w->attributes.count("\\init") == 0);
832 w->attributes["\\init"] = wire->attributes.at("\\init");
833 }
834 }
835
836 for (auto &it : cell_stats)
837 log("ABC RESULTS: %15s cells: %8d\n", it.first.c_str(), it.second);
838 int in_wires = 0, out_wires = 0;
839 //for (auto &si : signal_list)
840 // if (si.is_port) {
841 // char buffer[100];
842 // snprintf(buffer, 100, "\\n%d", si.id);
843 // RTLIL::SigSig conn;
844 // if (si.type != G(NONE)) {
845 // conn.first = si.bit;
846 // conn.second = RTLIL::SigSpec(module->wires_[remap_name(buffer)]);
847 // out_wires++;
848 // } else {
849 // conn.first = RTLIL::SigSpec(module->wires_[remap_name(buffer)]);
850 // conn.second = si.bit;
851 // in_wires++;
852 // }
853 // module->connect(conn);
854 // }
855
856 // Go through all AND and NOT output connections,
857 // and for those output ports driving wires
858 // also driven by mapped_mod, disconnect them
859 for (auto cell : module->cells()) {
860 if (!cell->type.in("$_AND_", "$_NOT_"))
861 continue;
862 for (auto &it : cell->connections_) {
863 auto port_name = it.first;
864 if (!cell->output(port_name)) continue;
865 auto &signal = it.second;
866 auto bits = signal.bits();
867 for (auto &b : bits)
868 if (output_bits.count(b))
869 b = module->addWire(NEW_ID);
870 signal = std::move(bits);
871 }
872 }
873 // Do the same for module connections
874 for (auto &it : module->connections_) {
875 auto &signal = it.first;
876 auto bits = signal.bits();
877 for (auto &b : bits)
878 if (output_bits.count(b))
879 b = module->addWire(NEW_ID);
880 signal = std::move(bits);
881 }
882
883 // Stitch in mapped_mod's inputs/outputs into module
884 for (auto &it : mapped_mod->wires_) {
885 RTLIL::Wire *w = it.second;
886 if (!w->port_input && !w->port_output)
887 continue;
888 RTLIL::Wire *wire = module->wire(w->name);
889 RTLIL::Wire *remap_wire = module->wire(remap_name(w->name));
890 RTLIL::SigSpec signal;
891 if (wire) {
892 signal = RTLIL::SigSpec(wire, 0, GetSize(remap_wire));
893 }
894 else {
895 // Attempt another wideports_split here because there
896 // exists the possibility that different bits of a port
897 // could be an input and output, therefore parse_xiager()
898 // could not combine it into a wideport
899 auto r = wideports_split(w->name.str());
900 wire = module->wire(r.first);
901 log_assert(wire);
902 int i = r.second;
903 signal = RTLIL::SigSpec(wire, i);
904 }
905 log_assert(GetSize(signal) >= GetSize(remap_wire));
906
907 log_assert(w->port_input || w->port_output);
908 RTLIL::SigSig conn;
909 if (w->port_input) {
910 conn.first = remap_wire;
911 conn.second = signal;
912 in_wires++;
913 module->connect(conn);
914 }
915 if (w->port_output) {
916 conn.first = signal;
917 conn.second = remap_wire;
918 out_wires++;
919 module->connect(conn);
920 }
921 }
922
923 //log("ABC RESULTS: internal signals: %8d\n", int(signal_list.size()) - in_wires - out_wires);
924 log("ABC RESULTS: input signals: %8d\n", in_wires);
925 log("ABC RESULTS: output signals: %8d\n", out_wires);
926
927 delete mapped_design;
928 }
929 //else
930 //{
931 // log("Don't call ABC as there is nothing to map.\n");
932 //}
933
934 if (cleanup)
935 {
936 log("Removing temp directory.\n");
937 remove_directory(tempdir_name);
938 }
939
940 log_pop();
941 }
942
943 struct Abc9Pass : public Pass {
944 Abc9Pass() : Pass("abc9", "use ABC for technology mapping") { }
945 void help() YS_OVERRIDE
946 {
947 // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
948 log("\n");
949 log(" abc9 [options] [selection]\n");
950 log("\n");
951 log("This pass uses the ABC tool [1] for technology mapping of yosys's internal gate\n");
952 log("library to a target architecture.\n");
953 log("\n");
954 log(" -exe <command>\n");
955 #ifdef ABCEXTERNAL
956 log(" use the specified command instead of \"" ABCEXTERNAL "\" to execute ABC.\n");
957 #else
958 log(" use the specified command instead of \"<yosys-bindir>/yosys-abc\" to execute ABC.\n");
959 #endif
960 log(" This can e.g. be used to call a specific version of ABC or a wrapper.\n");
961 log("\n");
962 log(" -script <file>\n");
963 log(" use the specified ABC script file instead of the default script.\n");
964 log("\n");
965 log(" if <file> starts with a plus sign (+), then the rest of the filename\n");
966 log(" string is interpreted as the command string to be passed to ABC. The\n");
967 log(" leading plus sign is removed and all commas (,) in the string are\n");
968 log(" replaced with blanks before the string is passed to ABC.\n");
969 log("\n");
970 log(" if no -script parameter is given, the following scripts are used:\n");
971 log("\n");
972 log(" for -liberty without -constr:\n");
973 log("%s\n", fold_abc_cmd(ABC_COMMAND_LIB).c_str());
974 log("\n");
975 log(" for -liberty with -constr:\n");
976 log("%s\n", fold_abc_cmd(ABC_COMMAND_CTR).c_str());
977 log("\n");
978 log(" for -lut/-luts (only one LUT size):\n");
979 log("%s\n", fold_abc_cmd(ABC_COMMAND_LUT "; lutpack {S}").c_str());
980 log("\n");
981 log(" for -lut/-luts (different LUT sizes):\n");
982 log("%s\n", fold_abc_cmd(ABC_COMMAND_LUT).c_str());
983 log("\n");
984 log(" for -sop:\n");
985 log("%s\n", fold_abc_cmd(ABC_COMMAND_SOP).c_str());
986 log("\n");
987 log(" otherwise:\n");
988 log("%s\n", fold_abc_cmd(ABC_COMMAND_DFL).c_str());
989 log("\n");
990 log(" -fast\n");
991 log(" use different default scripts that are slightly faster (at the cost\n");
992 log(" of output quality):\n");
993 log("\n");
994 log(" for -liberty without -constr:\n");
995 log("%s\n", fold_abc_cmd(ABC_FAST_COMMAND_LIB).c_str());
996 log("\n");
997 log(" for -liberty with -constr:\n");
998 log("%s\n", fold_abc_cmd(ABC_FAST_COMMAND_CTR).c_str());
999 log("\n");
1000 log(" for -lut/-luts:\n");
1001 log("%s\n", fold_abc_cmd(ABC_FAST_COMMAND_LUT).c_str());
1002 log("\n");
1003 log(" for -sop:\n");
1004 log("%s\n", fold_abc_cmd(ABC_FAST_COMMAND_SOP).c_str());
1005 log("\n");
1006 log(" otherwise:\n");
1007 log("%s\n", fold_abc_cmd(ABC_FAST_COMMAND_DFL).c_str());
1008 log("\n");
1009 log(" -liberty <file>\n");
1010 log(" generate netlists for the specified cell library (using the liberty\n");
1011 log(" file format).\n");
1012 log("\n");
1013 log(" -constr <file>\n");
1014 log(" pass this file with timing constraints to ABC. Use with -liberty.\n");
1015 log("\n");
1016 log(" a constr file contains two lines:\n");
1017 log(" set_driving_cell <cell_name>\n");
1018 log(" set_load <floating_point_number>\n");
1019 log("\n");
1020 log(" the set_driving_cell statement defines which cell type is assumed to\n");
1021 log(" drive the primary inputs and the set_load statement sets the load in\n");
1022 log(" femtofarads for each primary output.\n");
1023 log("\n");
1024 log(" -D <picoseconds>\n");
1025 log(" set delay target. the string {D} in the default scripts above is\n");
1026 log(" replaced by this option when used, and an empty string otherwise.\n");
1027 log(" this also replaces 'dretime' with 'dretime; retime -o {D}' in the\n");
1028 log(" default scripts above.\n");
1029 log("\n");
1030 log(" -I <num>\n");
1031 log(" maximum number of SOP inputs.\n");
1032 log(" (replaces {I} in the default scripts above)\n");
1033 log("\n");
1034 log(" -P <num>\n");
1035 log(" maximum number of SOP products.\n");
1036 log(" (replaces {P} in the default scripts above)\n");
1037 log("\n");
1038 log(" -S <num>\n");
1039 log(" maximum number of LUT inputs shared.\n");
1040 log(" (replaces {S} in the default scripts above, default: -S 1)\n");
1041 log("\n");
1042 log(" -lut <width>\n");
1043 log(" generate netlist using luts of (max) the specified width.\n");
1044 log("\n");
1045 log(" -lut <w1>:<w2>\n");
1046 log(" generate netlist using luts of (max) the specified width <w2>. All\n");
1047 log(" luts with width <= <w1> have constant cost. for luts larger than <w1>\n");
1048 log(" the area cost doubles with each additional input bit. the delay cost\n");
1049 log(" is still constant for all lut widths.\n");
1050 log("\n");
1051 log(" -lut <file>\n");
1052 log(" pass this file with lut library to ABC.\n");
1053 log("\n");
1054 log(" -luts <cost1>,<cost2>,<cost3>,<sizeN>:<cost4-N>,..\n");
1055 log(" generate netlist using luts. Use the specified costs for luts with 1,\n");
1056 log(" 2, 3, .. inputs.\n");
1057 log("\n");
1058 log(" -sop\n");
1059 log(" map to sum-of-product cells and inverters\n");
1060 log("\n");
1061 // log(" -mux4, -mux8, -mux16\n");
1062 // log(" try to extract 4-input, 8-input, and/or 16-input muxes\n");
1063 // log(" (ignored when used with -liberty or -lut)\n");
1064 // log("\n");
1065 log(" -g type1,type2,...\n");
1066 log(" Map to the specified list of gate types. Supported gates types are:\n");
1067 log(" AND, NAND, OR, NOR, XOR, XNOR, ANDNOT, ORNOT, MUX, AOI3, OAI3, AOI4, OAI4.\n");
1068 log(" (The NOT gate is always added to this list automatically.)\n");
1069 log("\n");
1070 log(" The following aliases can be used to reference common sets of gate types:\n");
1071 log(" simple: AND OR XOR MUX\n");
1072 log(" cmos2: NAND NOR\n");
1073 log(" cmos3: NAND NOR AOI3 OAI3\n");
1074 log(" cmos4: NAND NOR AOI3 OAI3 AOI4 OAI4\n");
1075 log(" gates: AND NAND OR NOR XOR XNOR ANDNOT ORNOT\n");
1076 log(" aig: AND NAND OR NOR ANDNOT ORNOT\n");
1077 log("\n");
1078 log(" Prefix a gate type with a '-' to remove it from the list. For example\n");
1079 log(" the arguments 'AND,OR,XOR' and 'simple,-MUX' are equivalent.\n");
1080 log("\n");
1081 log(" -dff\n");
1082 log(" also pass $_DFF_?_ and $_DFFE_??_ cells through ABC. modules with many\n");
1083 log(" clock domains are automatically partitioned in clock domains and each\n");
1084 log(" domain is passed through ABC independently.\n");
1085 log("\n");
1086 log(" -clk [!]<clock-signal-name>[,[!]<enable-signal-name>]\n");
1087 log(" use only the specified clock domain. this is like -dff, but only FF\n");
1088 log(" cells that belong to the specified clock domain are used.\n");
1089 log("\n");
1090 log(" -keepff\n");
1091 log(" set the \"keep\" attribute on flip-flop output wires. (and thus preserve\n");
1092 log(" them, for example for equivalence checking.)\n");
1093 log("\n");
1094 log(" -nocleanup\n");
1095 log(" when this option is used, the temporary files created by this pass\n");
1096 log(" are not removed. this is useful for debugging.\n");
1097 log("\n");
1098 log(" -showtmp\n");
1099 log(" print the temp dir name in log. usually this is suppressed so that the\n");
1100 log(" command output is identical across runs.\n");
1101 log("\n");
1102 log(" -markgroups\n");
1103 log(" set a 'abcgroup' attribute on all objects created by ABC. The value of\n");
1104 log(" this attribute is a unique integer for each ABC process started. This\n");
1105 log(" is useful for debugging the partitioning of clock domains.\n");
1106 log("\n");
1107 log(" -box <file>\n");
1108 log(" pass this file with box library to ABC. Use with -lut.\n");
1109 log("\n");
1110 log("When neither -liberty nor -lut is used, the Yosys standard cell library is\n");
1111 log("loaded into ABC before the ABC script is executed.\n");
1112 log("\n");
1113 log("Note that this is a logic optimization pass within Yosys that is calling ABC\n");
1114 log("internally. This is not going to \"run ABC on your design\". It will instead run\n");
1115 log("ABC on logic snippets extracted from your design. You will not get any useful\n");
1116 log("output when passing an ABC script that writes a file. Instead write your full\n");
1117 log("design as BLIF file with write_blif and the load that into ABC externally if\n");
1118 log("you want to use ABC to convert your design into another format.\n");
1119 log("\n");
1120 log("[1] http://www.eecs.berkeley.edu/~alanmi/abc/\n");
1121 log("\n");
1122 }
1123 void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
1124 {
1125 log_header(design, "Executing ABC9 pass (technology mapping using ABC).\n");
1126 log_push();
1127
1128 assign_map.clear();
1129 signal_map.clear();
1130 signal_init.clear();
1131 pi_map.clear();
1132 po_map.clear();
1133
1134 #ifdef ABCEXTERNAL
1135 std::string exe_file = ABCEXTERNAL;
1136 #else
1137 std::string exe_file = proc_self_dirname() + "yosys-abc";
1138 #endif
1139 std::string script_file, liberty_file, constr_file, clk_str, box_file, lut_file;
1140 std::string delay_target, sop_inputs, sop_products, lutin_shared = "-S 1";
1141 bool fast_mode = false, dff_mode = false, keepff = false, cleanup = true;
1142 bool show_tempdir = false, sop_mode = false;
1143 vector<int> lut_costs;
1144 markgroups = false;
1145
1146 map_mux4 = false;
1147 map_mux8 = false;
1148 map_mux16 = false;
1149 enabled_gates.clear();
1150
1151 #ifdef _WIN32
1152 #ifndef ABCEXTERNAL
1153 if (!check_file_exists(exe_file + ".exe") && check_file_exists(proc_self_dirname() + "..\\yosys-abc.exe"))
1154 exe_file = proc_self_dirname() + "..\\yosys-abc";
1155 #endif
1156 #endif
1157
1158 size_t argidx;
1159 char pwd [PATH_MAX];
1160 if (!getcwd(pwd, sizeof(pwd))) {
1161 log_cmd_error("getcwd failed: %s\n", strerror(errno));
1162 log_abort();
1163 }
1164 for (argidx = 1; argidx < args.size(); argidx++) {
1165 std::string arg = args[argidx];
1166 if (arg == "-exe" && argidx+1 < args.size()) {
1167 exe_file = args[++argidx];
1168 continue;
1169 }
1170 if (arg == "-script" && argidx+1 < args.size()) {
1171 script_file = args[++argidx];
1172 rewrite_filename(script_file);
1173 if (!script_file.empty() && !is_absolute_path(script_file) && script_file[0] != '+')
1174 script_file = std::string(pwd) + "/" + script_file;
1175 continue;
1176 }
1177 if (arg == "-liberty" && argidx+1 < args.size()) {
1178 liberty_file = args[++argidx];
1179 rewrite_filename(liberty_file);
1180 if (!liberty_file.empty() && !is_absolute_path(liberty_file))
1181 liberty_file = std::string(pwd) + "/" + liberty_file;
1182 continue;
1183 }
1184 if (arg == "-constr" && argidx+1 < args.size()) {
1185 constr_file = args[++argidx];
1186 rewrite_filename(constr_file);
1187 if (!constr_file.empty() && !is_absolute_path(constr_file))
1188 constr_file = std::string(pwd) + "/" + constr_file;
1189 continue;
1190 }
1191 if (arg == "-D" && argidx+1 < args.size()) {
1192 delay_target = "-D " + args[++argidx];
1193 continue;
1194 }
1195 if (arg == "-I" && argidx+1 < args.size()) {
1196 sop_inputs = "-I " + args[++argidx];
1197 continue;
1198 }
1199 if (arg == "-P" && argidx+1 < args.size()) {
1200 sop_products = "-P " + args[++argidx];
1201 continue;
1202 }
1203 if (arg == "-S" && argidx+1 < args.size()) {
1204 lutin_shared = "-S " + args[++argidx];
1205 continue;
1206 }
1207 if (arg == "-lut" && argidx+1 < args.size()) {
1208 string arg = args[++argidx];
1209 size_t pos = arg.find_first_of(':');
1210 int lut_mode = 0, lut_mode2 = 0;
1211 if (pos != string::npos) {
1212 lut_mode = atoi(arg.substr(0, pos).c_str());
1213 lut_mode2 = atoi(arg.substr(pos+1).c_str());
1214 } else {
1215 pos = arg.find_first_of('.');
1216 if (pos != string::npos) {
1217 lut_file = arg;
1218 rewrite_filename(lut_file);
1219 if (!lut_file.empty() && !is_absolute_path(lut_file))
1220 lut_file = std::string(pwd) + "/" + lut_file;
1221 }
1222 else {
1223 lut_mode = atoi(arg.c_str());
1224 lut_mode2 = lut_mode;
1225 }
1226 }
1227 lut_costs.clear();
1228 for (int i = 0; i < lut_mode; i++)
1229 lut_costs.push_back(1);
1230 for (int i = lut_mode; i < lut_mode2; i++)
1231 lut_costs.push_back(2 << (i - lut_mode));
1232 continue;
1233 }
1234 if (arg == "-luts" && argidx+1 < args.size()) {
1235 lut_costs.clear();
1236 for (auto &tok : split_tokens(args[++argidx], ",")) {
1237 auto parts = split_tokens(tok, ":");
1238 if (GetSize(parts) == 0 && !lut_costs.empty())
1239 lut_costs.push_back(lut_costs.back());
1240 else if (GetSize(parts) == 1)
1241 lut_costs.push_back(atoi(parts.at(0).c_str()));
1242 else if (GetSize(parts) == 2)
1243 while (GetSize(lut_costs) < atoi(parts.at(0).c_str()))
1244 lut_costs.push_back(atoi(parts.at(1).c_str()));
1245 else
1246 log_cmd_error("Invalid -luts syntax.\n");
1247 }
1248 continue;
1249 }
1250 if (arg == "-sop") {
1251 sop_mode = true;
1252 continue;
1253 }
1254 if (arg == "-mux4") {
1255 map_mux4 = true;
1256 continue;
1257 }
1258 if (arg == "-mux8") {
1259 map_mux8 = true;
1260 continue;
1261 }
1262 if (arg == "-mux16") {
1263 map_mux16 = true;
1264 continue;
1265 }
1266 if (arg == "-dress") {
1267 // TODO
1268 //abc_dress = true;
1269 continue;
1270 }
1271 if (arg == "-g" && argidx+1 < args.size()) {
1272 for (auto g : split_tokens(args[++argidx], ",")) {
1273 vector<string> gate_list;
1274 bool remove_gates = false;
1275 if (GetSize(g) > 0 && g[0] == '-') {
1276 remove_gates = true;
1277 g = g.substr(1);
1278 }
1279 if (g == "AND") goto ok_gate;
1280 if (g == "NAND") goto ok_gate;
1281 if (g == "OR") goto ok_gate;
1282 if (g == "NOR") goto ok_gate;
1283 if (g == "XOR") goto ok_gate;
1284 if (g == "XNOR") goto ok_gate;
1285 if (g == "ANDNOT") goto ok_gate;
1286 if (g == "ORNOT") goto ok_gate;
1287 if (g == "MUX") goto ok_gate;
1288 if (g == "AOI3") goto ok_gate;
1289 if (g == "OAI3") goto ok_gate;
1290 if (g == "AOI4") goto ok_gate;
1291 if (g == "OAI4") goto ok_gate;
1292 if (g == "simple") {
1293 gate_list.push_back("AND");
1294 gate_list.push_back("OR");
1295 gate_list.push_back("XOR");
1296 gate_list.push_back("MUX");
1297 goto ok_alias;
1298 }
1299 if (g == "cmos2") {
1300 gate_list.push_back("NAND");
1301 gate_list.push_back("NOR");
1302 goto ok_alias;
1303 }
1304 if (g == "cmos3") {
1305 gate_list.push_back("NAND");
1306 gate_list.push_back("NOR");
1307 gate_list.push_back("AOI3");
1308 gate_list.push_back("OAI3");
1309 goto ok_alias;
1310 }
1311 if (g == "cmos4") {
1312 gate_list.push_back("NAND");
1313 gate_list.push_back("NOR");
1314 gate_list.push_back("AOI3");
1315 gate_list.push_back("OAI3");
1316 gate_list.push_back("AOI4");
1317 gate_list.push_back("OAI4");
1318 goto ok_alias;
1319 }
1320 if (g == "gates") {
1321 gate_list.push_back("AND");
1322 gate_list.push_back("NAND");
1323 gate_list.push_back("OR");
1324 gate_list.push_back("NOR");
1325 gate_list.push_back("XOR");
1326 gate_list.push_back("XNOR");
1327 gate_list.push_back("ANDNOT");
1328 gate_list.push_back("ORNOT");
1329 goto ok_alias;
1330 }
1331 if (g == "aig") {
1332 gate_list.push_back("AND");
1333 gate_list.push_back("NAND");
1334 gate_list.push_back("OR");
1335 gate_list.push_back("NOR");
1336 gate_list.push_back("ANDNOT");
1337 gate_list.push_back("ORNOT");
1338 goto ok_alias;
1339 }
1340 cmd_error(args, argidx, stringf("Unsupported gate type: %s", g.c_str()));
1341 ok_gate:
1342 gate_list.push_back(g);
1343 ok_alias:
1344 for (auto gate : gate_list) {
1345 if (remove_gates)
1346 enabled_gates.erase(gate);
1347 else
1348 enabled_gates.insert(gate);
1349 }
1350 }
1351 continue;
1352 }
1353 if (arg == "-fast") {
1354 fast_mode = true;
1355 continue;
1356 }
1357 if (arg == "-dff") {
1358 dff_mode = true;
1359 continue;
1360 }
1361 if (arg == "-clk" && argidx+1 < args.size()) {
1362 clk_str = args[++argidx];
1363 dff_mode = true;
1364 continue;
1365 }
1366 if (arg == "-keepff") {
1367 keepff = true;
1368 continue;
1369 }
1370 if (arg == "-nocleanup") {
1371 cleanup = false;
1372 continue;
1373 }
1374 if (arg == "-showtmp") {
1375 show_tempdir = true;
1376 continue;
1377 }
1378 if (arg == "-markgroups") {
1379 markgroups = true;
1380 continue;
1381 }
1382 if (arg == "-box" && argidx+1 < args.size()) {
1383 box_file = args[++argidx];
1384 rewrite_filename(box_file);
1385 if (!box_file.empty() && !is_absolute_path(box_file))
1386 box_file = std::string(pwd) + "/" + box_file;
1387 continue;
1388 }
1389 break;
1390 }
1391 extra_args(args, argidx, design);
1392
1393 if ((!lut_costs.empty() || !lut_file.empty()) && !liberty_file.empty())
1394 log_cmd_error("Got -lut and -liberty! This two options are exclusive.\n");
1395 if (!constr_file.empty() && liberty_file.empty())
1396 log_cmd_error("Got -constr but no -liberty!\n");
1397
1398 for (auto mod : design->selected_modules())
1399 {
1400 if (mod->attributes.count("\\abc_box_id"))
1401 continue;
1402
1403 if (mod->processes.size() > 0) {
1404 log("Skipping module %s as it contains processes.\n", log_id(mod));
1405 continue;
1406 }
1407
1408 assign_map.set(mod);
1409 signal_init.clear();
1410
1411 for (Wire *wire : mod->wires())
1412 if (wire->attributes.count("\\init")) {
1413 SigSpec initsig = assign_map(wire);
1414 Const initval = wire->attributes.at("\\init");
1415 for (int i = 0; i < GetSize(initsig) && i < GetSize(initval); i++)
1416 switch (initval[i]) {
1417 case State::S0:
1418 signal_init[initsig[i]] = State::S0;
1419 break;
1420 case State::S1:
1421 signal_init[initsig[i]] = State::S0;
1422 break;
1423 default:
1424 break;
1425 }
1426 }
1427
1428 if (!dff_mode || !clk_str.empty()) {
1429 abc9_module(design, mod, script_file, exe_file, liberty_file, constr_file, cleanup, lut_costs, dff_mode, clk_str, keepff,
1430 delay_target, sop_inputs, sop_products, lutin_shared, fast_mode, mod->selected_cells(), show_tempdir, sop_mode,
1431 box_file, lut_file);
1432 continue;
1433 }
1434
1435 CellTypes ct(design);
1436
1437 std::vector<RTLIL::Cell*> all_cells = mod->selected_cells();
1438 std::set<RTLIL::Cell*> unassigned_cells(all_cells.begin(), all_cells.end());
1439
1440 std::set<RTLIL::Cell*> expand_queue, next_expand_queue;
1441 std::set<RTLIL::Cell*> expand_queue_up, next_expand_queue_up;
1442 std::set<RTLIL::Cell*> expand_queue_down, next_expand_queue_down;
1443
1444 typedef tuple<bool, RTLIL::SigSpec, bool, RTLIL::SigSpec> clkdomain_t;
1445 std::map<clkdomain_t, std::vector<RTLIL::Cell*>> assigned_cells;
1446 std::map<RTLIL::Cell*, clkdomain_t> assigned_cells_reverse;
1447
1448 std::map<RTLIL::Cell*, std::set<RTLIL::SigBit>> cell_to_bit, cell_to_bit_up, cell_to_bit_down;
1449 std::map<RTLIL::SigBit, std::set<RTLIL::Cell*>> bit_to_cell, bit_to_cell_up, bit_to_cell_down;
1450
1451 for (auto cell : all_cells)
1452 {
1453 clkdomain_t key;
1454
1455 for (auto &conn : cell->connections())
1456 for (auto bit : conn.second) {
1457 bit = assign_map(bit);
1458 if (bit.wire != nullptr) {
1459 cell_to_bit[cell].insert(bit);
1460 bit_to_cell[bit].insert(cell);
1461 if (ct.cell_input(cell->type, conn.first)) {
1462 cell_to_bit_up[cell].insert(bit);
1463 bit_to_cell_down[bit].insert(cell);
1464 }
1465 if (ct.cell_output(cell->type, conn.first)) {
1466 cell_to_bit_down[cell].insert(bit);
1467 bit_to_cell_up[bit].insert(cell);
1468 }
1469 }
1470 }
1471
1472 if (cell->type == "$_DFF_N_" || cell->type == "$_DFF_P_")
1473 {
1474 key = clkdomain_t(cell->type == "$_DFF_P_", assign_map(cell->getPort("\\C")), true, RTLIL::SigSpec());
1475 }
1476 else
1477 if (cell->type == "$_DFFE_NN_" || cell->type == "$_DFFE_NP_" || cell->type == "$_DFFE_PN_" || cell->type == "$_DFFE_PP_")
1478 {
1479 bool this_clk_pol = cell->type == "$_DFFE_PN_" || cell->type == "$_DFFE_PP_";
1480 bool this_en_pol = cell->type == "$_DFFE_NP_" || cell->type == "$_DFFE_PP_";
1481 key = clkdomain_t(this_clk_pol, assign_map(cell->getPort("\\C")), this_en_pol, assign_map(cell->getPort("\\E")));
1482 }
1483 else
1484 continue;
1485
1486 unassigned_cells.erase(cell);
1487 expand_queue.insert(cell);
1488 expand_queue_up.insert(cell);
1489 expand_queue_down.insert(cell);
1490
1491 assigned_cells[key].push_back(cell);
1492 assigned_cells_reverse[cell] = key;
1493 }
1494
1495 while (!expand_queue_up.empty() || !expand_queue_down.empty())
1496 {
1497 if (!expand_queue_up.empty())
1498 {
1499 RTLIL::Cell *cell = *expand_queue_up.begin();
1500 clkdomain_t key = assigned_cells_reverse.at(cell);
1501 expand_queue_up.erase(cell);
1502
1503 for (auto bit : cell_to_bit_up[cell])
1504 for (auto c : bit_to_cell_up[bit])
1505 if (unassigned_cells.count(c)) {
1506 unassigned_cells.erase(c);
1507 next_expand_queue_up.insert(c);
1508 assigned_cells[key].push_back(c);
1509 assigned_cells_reverse[c] = key;
1510 expand_queue.insert(c);
1511 }
1512 }
1513
1514 if (!expand_queue_down.empty())
1515 {
1516 RTLIL::Cell *cell = *expand_queue_down.begin();
1517 clkdomain_t key = assigned_cells_reverse.at(cell);
1518 expand_queue_down.erase(cell);
1519
1520 for (auto bit : cell_to_bit_down[cell])
1521 for (auto c : bit_to_cell_down[bit])
1522 if (unassigned_cells.count(c)) {
1523 unassigned_cells.erase(c);
1524 next_expand_queue_up.insert(c);
1525 assigned_cells[key].push_back(c);
1526 assigned_cells_reverse[c] = key;
1527 expand_queue.insert(c);
1528 }
1529 }
1530
1531 if (expand_queue_up.empty() && expand_queue_down.empty()) {
1532 expand_queue_up.swap(next_expand_queue_up);
1533 expand_queue_down.swap(next_expand_queue_down);
1534 }
1535 }
1536
1537 while (!expand_queue.empty())
1538 {
1539 RTLIL::Cell *cell = *expand_queue.begin();
1540 clkdomain_t key = assigned_cells_reverse.at(cell);
1541 expand_queue.erase(cell);
1542
1543 for (auto bit : cell_to_bit.at(cell)) {
1544 for (auto c : bit_to_cell[bit])
1545 if (unassigned_cells.count(c)) {
1546 unassigned_cells.erase(c);
1547 next_expand_queue.insert(c);
1548 assigned_cells[key].push_back(c);
1549 assigned_cells_reverse[c] = key;
1550 }
1551 bit_to_cell[bit].clear();
1552 }
1553
1554 if (expand_queue.empty())
1555 expand_queue.swap(next_expand_queue);
1556 }
1557
1558 clkdomain_t key(true, RTLIL::SigSpec(), true, RTLIL::SigSpec());
1559 for (auto cell : unassigned_cells) {
1560 assigned_cells[key].push_back(cell);
1561 assigned_cells_reverse[cell] = key;
1562 }
1563
1564 log_header(design, "Summary of detected clock domains:\n");
1565 for (auto &it : assigned_cells)
1566 log(" %d cells in clk=%s%s, en=%s%s\n", GetSize(it.second),
1567 std::get<0>(it.first) ? "" : "!", log_signal(std::get<1>(it.first)),
1568 std::get<2>(it.first) ? "" : "!", log_signal(std::get<3>(it.first)));
1569
1570 for (auto &it : assigned_cells) {
1571 clk_polarity = std::get<0>(it.first);
1572 clk_sig = assign_map(std::get<1>(it.first));
1573 en_polarity = std::get<2>(it.first);
1574 en_sig = assign_map(std::get<3>(it.first));
1575 abc9_module(design, mod, script_file, exe_file, liberty_file, constr_file, cleanup, lut_costs, !clk_sig.empty(), "$",
1576 keepff, delay_target, sop_inputs, sop_products, lutin_shared, fast_mode, it.second, show_tempdir, sop_mode,
1577 box_file, lut_file);
1578 assign_map.set(mod);
1579 }
1580 }
1581
1582 Pass::call(design, "clean");
1583
1584 assign_map.clear();
1585 signal_map.clear();
1586 signal_init.clear();
1587 pi_map.clear();
1588 po_map.clear();
1589
1590 log_pop();
1591 }
1592 } Abc9Pass;
1593
1594 PRIVATE_NAMESPACE_END