projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
f8715e36c46ffcc90de48217ed358ffa67e14561
[riscv-isa-sim.git]
/
riscv
/
insns
/
addw.h
1
RD
=
sext32
(
RS1
+
RS2
);
2