projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
sim: define emulated CPU clock rate to be 1GHz
[riscv-isa-sim.git]
/
riscv
/
insns
/
c_xor.h
1
require_extension
(
'C'
);
2
WRITE_RVC_RS1S
(
RVC_RS1S
^
RVC_RS2S
);