[riscv-isa-sim.git] / riscv / insns / cvt_d_s.h

require_fp;
FRC = float32_to_float64(FRA);
set_fp_exceptions;