[riscv-isa-sim.git] / riscv / insns / cvtu_d_w.h

require_fp;
FRC = int32_to_float64(FRA);
set_fp_exceptions;