[riscv-isa-sim.git] / riscv / insns / div_d.h

require_fp;
FRC = f64_div(FRA, FRB);
set_fp_exceptions;