projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
68f96a5d0768bf48451c93ee5ef99c2e78f27701
[riscv-isa-sim.git]
/
riscv
/
insns
/
divuw.h
1
RC
=
sext32
(
uint32_t
(
RA
)/
uint32_t
(
RB
));
2