[riscv-isa-sim.git] / riscv / insns / fcvtu_s_w.h

require_fp;
softfloat_roundingMode = RM;
FRD = ui32_to_f32(RS1);
set_fp_exceptions;