[riscv-isa-sim.git] / riscv / insns / fcvtu_w_s.h

require_fp;
softfloat_roundingMode = RM;
RD = f32_to_ui32_r_minMag(FRS1,true);
set_fp_exceptions;