[riscv-isa-sim.git] / riscv / insns / flwst_v.h

require_fp;
VEC_LOAD(FRD, load_int32, RS2);