[riscv-isa-sim.git] / riscv / insns / fsqrt_s.h

require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(f32_sqrt(FRS1));
set_fp_exceptions;